## 5101 FAMILY 256 X 4 BIT STATIC CMOS RAM

P/N	Typ. Current @ 2V (µA)	Typ. Current @ 5V (µA)	Max Access (ns)	
5101L	0.14	0.2	650	
5101L-1	0.14	0.2	450	
5101L-3	0.70	1.0	650	
5101-8		10.0	800	

#### Single +5V Power Supply

Ideal for Battery
Operation (5101L)

## Directly TTL Compatible: All Inputs and Outputs

Three-State Output

The Intel<sup>®</sup> 5101 is an ultra-low power 1024-bit (256 words  $\times$  4 bits) static RAM fabricated with an advanced ion-implanted silicon gate CMOS technology. The device has two chip enable inputs. Minimum standby current is drawn by this device when CE2 is at a low level. When deselected the 5101 draws from the single 5-volt supply only 10 microamps. This device is ideally suited for low power applications where battery operation or battery backup for non-volatility are required.

The 5101 uses fully DC stable (static) circuitry; it is not necessary to pulse chip select for each address transition. The data is read out non-destructively and has the same polarity as the input data. All inputs and outputs are directly TTL compatible. The 5101 has separate data input and data output terminals. An output disable function is provided so that the data inputs and outputs may be wire OR-ed for use in common data I/O systems.

The 5101L has the additional feature of guaranteed data retention at a power supply voltage as low as 2.0 volts.

A pin compatible N-channel static RAM, the Intel<sup>®</sup> 2101A, is also available for low cost applications where a  $256 \times 4$  organization is needed.

The Intel ion-implanted, silicon gate, Complementary MOS (CMOS) process allows the design and production of ultra-low power, high performance memories.



## Absolute Maximum Ratings \*

Ambient Temperature Under Bias10°C to 80°C
Storage Temperature
Voltage On Any Pin
With Respect to Ground0.3V to V <sub>CC</sub> +0.3V
Maximum Power Supply Voltage +7.0V
Power Dissipation 1 Watt

## \*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **D. C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.

Symbol			L and 51 Limits Typ.[1]			5101L-3 Limits Typ.[1]		Min.	5101-8 Limits Typ.[1]	Max.	Units	Test Conditions
I <sub>L2</sub> [2]	Input Current		5			5		1	5		nA	S
	Output Leakage Current			1			1			2	μΑ	CE1=2.2V, V <sub>OUT</sub> = 0 to V <sub>CC</sub>
I <sub>CC1</sub>	Operating Current		9	22		9	22		11	25	mA	$V_{IN} = V_{CC}$ , Except $\overline{CE1} \le 0.65V$ , Outputs Open
I <sub>CC2</sub>	Operating Current		13	27		13	27		15	30	mA	V <sub>IN</sub> =2.2V, Except CE1 ≤ 0.65V, Outputs Open
I <sub>CCL</sub> [2]	Standby Current			10			200			500	μA	CE2≤0.2V, T <sub>A</sub> = 70° C
VIL	Input Low Voltage	-0.3		0.65	-0.3		0.65	-0.3		0.65	V	
VIH	Input High Voltage	2.2		Vcc	2.2		Vcc	2.2		Vcc	V	
VOL	Output Low Voltage			0.4			0.4			0.4	V	I <sub>OL</sub> =2.0 mA
V <sub>OH</sub>	Output High Voltage	2.4			2.4			2.4			V	I <sub>OH</sub> = -1.0 mA

### Low V<sub>CC</sub> Data Retention Characteristics (For 5101L, 5101L-1 and 5101L-3) T<sub>A</sub> = 0° C to 70° C

Symbol Parameter		Min.	Typ.[1]	Max.	Units	Test Conditions		
VDR	V <sub>CC</sub> for Data Retention	2.0			V			
ICCDR1	5101L or 5101L-1 Data Retention Current		0.14	10	μΑ	CE2≤0.2V	V <sub>DR</sub> =2.0V, T <sub>A</sub> =70° C	
ICCDR2	5101 L-3 Data Retention Current		0.70	200	μΑ		V <sub>DR</sub> =2.0V, T <sub>A</sub> =70° C	
t <sub>CDR</sub>	Chip Deselect to Data Retention Time	0			ns			
t <sub>R</sub>	Operation Recovery Time	t <sub>RC</sub> [3]			ns			

NOTES:

1. Typical values are  $T_A = 25^{\circ}C$  and nominal supply voltage.

2. Current through all inputs and outputs included in ICCL measurement.

3. tRC = Read Cycle Time.



# A.C. Characteristics $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

READ CYCLE

AD CYCLE			1L-1		L and 1L-3	5101-8	
Symbol	Parameter	Limi Min.	ts (ns) Max.	Limi Min.	ts (ns) Max.	Limi Min.	ts (ns) Max.
tRC	Read Cycle	450		650		800	
t <sub>A</sub>	Access Time		450		650	-	800
t <sub>CO1</sub>	Chip Enable (CE 1) to Output		400		600		800
t <sub>CO2</sub>	Chip Enable (CE 2) to Output		500		700		850
top	Output Disable to Output		250		350		450
t <sub>DF</sub>	Data Output to High Z State	0	130	0	150	0	200
toh1	Previous Read Data Valid with Respect to Address Change	0		0		0	
t <sub>OH2</sub>	Previous Read Data Valid with Respect to Chip Enable	0		0		0	
ITE CYCL	E	-		<u> </u>			
twc	Write Cycle	450		650		800	
t <sub>AW</sub>	Write Delay	130		150		200	
t <sub>CW1</sub>	Chip Enable (CE 1) to Write	350		550		650	
t <sub>CW2</sub>	Chip Enable (CE 2) to Write	350		550		650	
tow	Data Setup	250		400		450	
t <sub>DH</sub>	Data Hold	50		100		100	
twp	Write Pulse	250		400		450	
twR	Write Recovery	50		50		100	
t <sub>DS</sub>	Output Disable Setup	130		150		200	

### A. C. CONDITIONS OF TEST

Input Pulse Levels:	+0.65 Volt	to 2.2 Volt
Input Pulse Rise and	all Times:	20 nsec
Timing Measurement	Reference Level:	1.5 Volt
Output Load:	1 TTL Gate and 0	C <sub>L</sub> ~ 100 pF

## **Capacitance**<sup>[2]</sup>T<sub>A</sub> = 25°C, f = 1 MHz

Constrat	Tere	Limits (pF)			
Symbol	Test	Тур.	Max.		
C <sub>IN</sub>	Input Capacitance (All Input Pins) V <sub>IN</sub> = 0V	4	8		
COUT	Output Capacitance V <sub>OUT</sub> = 0V	8	12		

NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

2. This parameter is periodically sampled and is not 100% tested.

## Waveforms



#### NOTES:

- 1. OD may be tied low for separate I/O operation.
- 2. During the write cycle, OD is "high" for common I/O and "don't care" for separate I/O operation.