54/74179 **4-BIT SHIFT REGISTER**

DESCRIPTION — The '179 features synchronous parallel or serial entry, asynchronous reset and parallel outputs, with the complement output of the fourth stage also available. The flip-flops are fully edge-triggered, with state changes initiated by a HIGH-to-LOW transition of the clock. Parallel Enable and Serial Enable inputs are used to select Load, Shift and Hold modes of operation. A LOW signal on the Master Reset input overrides all other inputs and forces the Q outputs to the LOW state.

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	OUT	V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE	
Plastic DIP (P)	A	74179PC	_	9B	
Ceramic DIP (D)	A	74179DC	54179DM	6B	
Flatpak (F)	A	74179FC	54179FM	4L	

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	
PE	Parallel Enable Input	1.0/1.0	
Po - P3	Parallel Data Inputs	1.0/1.0	
Ds	Serial Data Input	1.0/1.0	
SE	Shift Enable Input	1.0/1.0	
CP	Clock Pulse Input (Active Falling Edge)	1.0/1.0	
SE CP MR	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	
	Flip-flop Outputs	20/10	
$\overline{Q}_0 - \overline{Q}_3$ \overline{Q}_3	Fourth Stage Complement Output	20/10	



CONNECTION DIAGRAM PINOUT A



12

FUNCTIONAL DESCRIPTION — The '179 contains four D-type edge-triggered flip-flops and sufficient interstage logic to perform parallel load, shift right or hold operations. All state changes except reset are initiated by a HIGH-to-LOW transition of the clock. A LOW signal on MR overrides all other inputs and forces the Q outputs LOW and \overline{Q}_3 HIGH. With MR HIGH, a HIGH signal on SE prevents parallel loading and permits a right shift each time the clock makes a HIGH-to-LOW transition. When MR and SE are LOW, the signal applied to PE determines whether the circuit is in a parallel load or a hold mode, as shown in the Mode Select Table. The SE, PE, D_S and P_n inputs can change when the clock is in either state, provided only that the recommended setup and hold times are observed.

MODE SELECT TABLE

	INPUTS			RESPONSE		
MR	SE	PE	CP			
L H H H	X H L L	X X H L	× ר ר ×	Asynchronous Reset; Q _n → LOW; Q ₃ → HIGH Right Shift. D _S → Q ₀ ; Q ₀ → Q ₁ , etc. Parallel Ioad. P _n → Q _n Hold		

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

LOGIC DIAGRAM



179

SYMBOL	PARAMETER	54/74		UNITS	CONDITIONS	
01		Min	Max	00		
lcc	Power Supply Current	XM XC		70 75	mA	V _{CC} = Max, P _n = Gnd D _S , PE, SE, MR = 4.5 V CP = ጊ

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		54	4/74		
SYMBOL	PARAMETER	C _L = 15 pF R _L = 400 Ω		UNITS	CONDITIONS
		Min	Max		
f _{max}	Maximum Clock Frequency	25		MHz	Figs. 3-1, 3-9
tPLH tPHL	Propagation Delay CP to Q _n		26 35	ns	Figs. 3-1, 3-9
tPLH	Propagation Delay MR to Q ₃		23	ns	Figs. 3-1, 3-17
tPHL	Propagation Delay MR to Q _n		36	ns	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ } T_A = +25^{\circ}\text{ C}$

SYMBOL	PARAMETER	54	/74	UNITS	CONDITIONS
		Min	Max		
ts (H) ts (L)	Setup Time HIGH or LOW Ds or Pn to CP	30 30		ns	
t _h (H) t _h (L)	Hold Time HIGH or LOW Ds or Pn to CP	5.0 5.0		ns	Fig. 3-7
t _s (H) t _s (L)	Setup Time HIGH or LOW PE or SE to CP	35 35		ns	119.07
t _h (H) t _h (L)	Hold Time HIGH or LOW PE or SE to CP	5.0 5.0		ns	
t _w (H)	CP Pulse Width HIGH	20		ns	Fig. 3-9
t _w (L)	MR Pulse Width LOW	20		ns	Fig. 3-17
trec	Recovery Time MR to CP	15		ns	Fig. 3-17