**DESCRIPTION** — The '180 is a monolithic, 8-bit parity checker/generator which features control inputs and even/odd outputs to enhance operation in either odd or even parity applications. Cascading these circuits allows unlimited word length expansion. Typical application would be to generate and check parity on data being transmitted from one register to another. Typical power dissipation is 170 mW.

54/74180

8-BIT PARITY GENERATOR/CHECKER

**ORDERING CODE:** See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	5.0 V ±10%, C to +125°C TYPE 4 01	
PKGS	ουτ	$V_{CC} = +5.0 V, \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$		
Plastic DIP (P)	A	74180PC		9A	3 ΕΙ Σο Σε
Ceramic DIP (D)	A	74180DC	54180DM	6A	65
Flatpak (F)	A	74180FC	54180FM	31	V <sub>CC</sub> = Pin 14 GND = Pin 7

## INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54/74 (U.L.)</b> HIGH/LOW
$\frac{10 - 17}{10 - 17}$	Data Inputs	1.0/1.0
01	Odd Input	2.0/2.0
EI	Even Input	2.0/2.0
Σο	Odd Parity Output	20/10
Σε	Even Parity Output	20/10

## TRUTH TABLE

INPUTS			OUTPUTS		
Σ OF 1's AT 0 THRU 7	EVEN	ODD	Σ EVEN	Σ ODD	
EVEN	H	L	H	L	
ODD	H	L	L	H	
EVEN	L	H	L	H	
ODD	L	H	H	L	
X	H	H	L	L	
X	L	L	H	H	

> H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

180



4-268

20

10

ns

Figs. 3-1, 3-4

Propagation Delay

El or Ol to So

**t**PLH

**t**PHL