
## 54F544,74F544

54F544 74F544 Octal Registered Transceiver



Literature Number: SNOS204A



### 54F/74F544 Octal Registered Transceiver

#### **General Description**

The 'F544 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. The A outputs are guaranteed to sink 24 mA (20 mA Mil) while the B outputs are rated for 64 mA (48 mA Mil). The 'F544 inverts data in both directions.

#### **Features**


- 8-bit octal transceiver
- Back-to-back registers for storage
- Separate controls for data flow in each direction
- A outputs sink 24 mA (20 mA Mil), B outputs sink 64 mA (48 mA Mil)
- 300 mil slim PDIP


Commercial	Military	Package Number	Package Description
74F544SPC		N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
	54F544DM (Note 2)	J24A	24-Lead Ceramic Dual-In-Line
	54F544SDM (Note 2)	J24F	24-Lead (0.300" Wide) Ceramic Dual-In-Line
74F544SC (Note 1)		M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC
74F544MSA (Note 1)		MSA24	24-Lead Molded Shrink Small Outline, EIAJ, Type II
	54F544FM (Note 2)	W24C	24-Lead Cerpack
	54F544LM (Note 2)	E28A	24-Lead Ceramic Leadless Chip Carrier, Type C

Note 1: Devices also available in 13" reel. Use suffix = SCX and MSAX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB

#### **Logic Symbols**





TL/F/9555-1


RI-STATE® is a registered trademark of National Semiconductor Corporation

#### **Connection Diagrams**

### Pin Assignment for DIP, SOIC and Flatpak



Pin Assignment for LCC



TL/F/9555-4

TL/F/9555-3

#### **Unit Loading/Fan Out**

		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	Input I <sub>IH</sub> /I <sub>IL</sub> Output I <sub>OH</sub> /I <sub>OL</sub>			
OEAB	A-to-B Output Enable Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA			
<del>OEBA</del>	B-to-A Output Enable Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA			
CEAB	A-to-B Enable Input (Active LOW)	1.0/2.0	20 μA/-1.2 mA			
CEBA	B-to-A Enable Input (Active LOW)	1.0/2.0	20 μA/-1.2 mA			
LEAB	A-to-B Latch Enable Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA			
LEBA	B-to-A Latch Enable Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA			
$\overline{A}_0 - \overline{A}_7$	A-to-B Data Inputs or	3.5/1.083	70 μΑ/ -650 μΑ			
	B-to-A TRI-STATE Outputs	150/40(33.3)	-3 mA/24 mA (20 mA)			
$\overline{B}_0 - \overline{B}_7$	B-to-A Data Inputs or	3.5/1.083	70 μΑ/ -650 μΑ			
	A-to-B TRI-STATE Outputs	600/106.6(80)	-12 mA/64 mA (48 mA)			

#### **Functional Description**

The 'F544 contains two sets of eight D-type latches, with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable ( $\overline{\text{CEAB}}$ ) input must be LOW in order to enter data from  $\overline{\text{A}}_0-\overline{\text{A}}_7$  or take data from  $\overline{\text{B}}_0-\overline{\text{B}}_7$ , as indicated in the Data I/O Control Table. With  $\overline{\text{CEAB}}$  LOW, a LOW signal on the A-to-B Latch Enable ( $\overline{\text{LEAB}}$ ) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the  $\overline{\text{LEAB}}$  signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With  $\overline{\text{CEAB}}$  and  $\overline{\text{OEAB}}$  both LOW, the TRI-STATE® B output buffers are active and reflect the data present at the output of the A latches. Control of data flow from B to A is similar, but using the  $\overline{\text{CEBA}}$ ,  $\overline{\text{LEBA}}$  and  $\overline{\text{OEBA}}$  inputs.

#### Data I/O Control Table


Inputs			Latch Status	Output Buffers
CEAB	LEAB	OEAB	Laton Otatus	Catput Barrers
Н	Х	Х	Latched	High Z
Χ	Н	Χ	Latched	_
L	L	Χ	Transparent	_
Χ	X	Н	_	High Z
L	X	L	_	Driving

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

A-to-B data flow shown; B-to-A flow control is the same, except using  $\overline{\text{CEBA}},$   $\overline{\text{LEBA}}$  and  $\overline{\text{OEBA}}$ 



#### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V<sub>CC</sub> Pin Potential to

Ground Pin -0.5V to +7.0V
Input Voltage (Note 2) -0.5V to +7.0V
Input Current (Note 2) -30 mA to +5.0 mA

Note 1: Absolute maximum ratings are values beyond which the device may be demand or have its upoful life impaired. Functional operation under

be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Voltage Applied to Output in HIGH State (with  $V_{CC} = 0V$ )

Current Applied to Output

in LOW State (Max) twice the rated  $I_{OL}$  (mA)

# Recommended Operating Conditions

Free Air Ambient Temperature

Supply Voltage

Military +4.5V to +5.5V Commercial +4.5V to +5.5V

#### **DC Electrical Characteristics**

Symbol	Parameter -		54F/74F			Units	Vcc	Conditions	
Syllibol			Min	Тур	Max	Ollits VCC		Conditions	
V <sub>IH</sub>	Input HIGH Voltage		2.0			٧		Recognized as a HIGH Signa	
V <sub>IL</sub>	Input LOW Voltage				0.8	٧		Recognized as a LOW Signa	
$V_{CD}$	Input Clamp Diode V	oltage			-1.2	٧	Min	$I_{IN} = -18 \text{ mA},$ (except $\overline{A}_n$ , $\overline{B}_n$ )	
V <sub>ОН</sub>	Output HIGH Voltage	54F 10% V <sub>CC</sub> 54F 10% V <sub>CC</sub> 54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 5% V <sub>CC</sub> 74F 5% V <sub>CC</sub>	2.5 2.4 2.0 2.5 2.4 2.0 2.7 2.7			>	Min	$\begin{split} I_{OH} &= -1 \text{ mA } (\overline{A}_n) \\ I_{OH} &= -3 \text{ mA } (\overline{A}_n, \overline{B}_n) \\ I_{OH} &= -12 \text{ mA } (\overline{B}_n) \\ I_{OH} &= -1 \text{ mA } (\overline{A}_n) \\ I_{OH} &= -3 \text{ mA } (\overline{A}_n, \overline{B}_n) \\ I_{OH} &= -15 \text{ mA } (\overline{B}_n) \\ I_{OH} &= -1 \text{ mA } (\overline{A}_n) \\ I_{OH} &= -3 \text{ mA } (\overline{A}_n, \overline{B}_n) \\ I_{OH} &= -3 \text{ mA } (\overline{A}_n, \overline{B}_n) \end{split}$	
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub> 54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub>			0.5 0.55 0.5 0.55	V	Min	$\begin{split} I_{OL} &= 20 \text{ mA } (\overline{A}_n) \\ I_{OL} &= 48 \text{ mA } (\overline{B}_n) \\ I_{OL} &= 24 \text{ mA } (\overline{A}_n) \\ I_{OL} &= 64 \text{ mA } (\overline{B}_n) \end{split}$	
l <sub>IH</sub>	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Max	$V_{IN} = 2.7V \text{ (except } \overline{A}_n, \overline{B}_n)$	
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	$V_{IN} = 7.0V \text{ (except } \overline{A}_n, \overline{B}_n)$	
I <sub>BVIT</sub>	Input HIGH Current Breakdown (I/O)	54F 74F			1.0 0.5	mA	Max	$V_{IN} = 5.5V (\overline{A}_n, \overline{B}_n)$	
I <sub>CEX</sub>	Output HIGH Leakage Current	54F 74F			250 250	μΑ	Max	$V_{OUT} = V_{CC}(\overline{A}_n, \overline{B}_n)$	
V <sub>ID</sub>	Input Leakage Test	74F	4.75			٧	0.0	$I_{\text{ID}} = 1.9  \mu\text{A}$ All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded	
I <sub>IL</sub>	Input LOW Current				−0.6 −1.2	mA	Max	$V_{IN} = 0.5V (\overline{OEAB}, \overline{OEBA})$ $V_{IN} = 0.5V (\overline{CEAB}, \overline{CEBA})$	
I <sub>IH</sub> + I <sub>OZH</sub>	Output Leakage Curr	ent			70	μΑ	Max	$V_{OUT} = 2.7V (\overline{A}_n, \overline{B}_n)$	
I <sub>IL</sub> + I <sub>OZL</sub>	Output Leakage Curr	ent			-650	μΑ	Max	$V_{OUT} = 0.5V (\overline{A}_n, \overline{B}_n)$	

### DC Electrical Characteristics (Continued)

Symbol	Parameter	54F/74F			Units	V <sub>CC</sub>	Conditions	
J	i didiletei	Min	Тур	Max	Omis	•		
los	Output Short-Circuit Current	-60 -100		150 225	mA	Max	$V_{OUT} = 0V (\overline{A}_n)$ $V_{OUT} = 0V (\overline{B}_n)$	
I <sub>ZZ</sub>	Bus Drainage Test			500	μΑ	0.0V	$V_{OUT} = 5.25V (\overline{A}_n, \overline{B}_n)$	
Icch	Power Supply Current		70	105	mA	Max	V <sub>O</sub> = HIGH	
I <sub>CCL</sub>	Power Supply Current		85	130	mA	Max	$V_O = LOW$	
I <sub>CCZ</sub>	Power Supply Current		83	125	mA	Max	$V_O = HIGH Z$	


### **AC Electrical Characteristics**


					5	4F	74F		Units
Symbol	Parameter					<sub>C</sub> = Mil 50 pF	$ extstyle T_{ extstyle A},  extstyle V_{ extstyle CC} =  extstyle Com                                    $		
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Transparent Mode $\overline{A}_n$ to $\overline{B}_n$ or $\overline{B}_n$ to $\overline{A}_n$	3.0 3.0	7.0 5.0	9.5 6.5	3.0 2.5	12.0 8.5	3.0 3.0	10.5 7.5	ns
t <sub>PLH</sub>	Propagation Delay LEBA to Ā <sub>n</sub>	6.0 4.0	10.0 7.0	13.0 9.5	6.0 4.0	18.0 11.5	6.0 4.0	14.5 10.5	ns
t <sub>PLH</sub>	Propagation Delay LEAB to B <sub>n</sub>	6.0 4.0	10.0 7.0	13.0 9.5	6.0 4.0	18.0 11.5	6.0 4.0	14.5 10.5	ns
t <sub>PZH</sub>	Output Enable Time $\overline{\text{OEBA}}$ or $\overline{\text{OEAB}}$ to $\overline{\text{A}}_n$ or $\overline{\text{B}}_n$ $\overline{\text{CEBA}}$ or $\overline{\text{CEAB}}$ to $\overline{\text{A}}_n$ or $\overline{\text{B}}_n$	3.0 4.0	7.0 7.5	9.0 10.5	3.0 4.0	11.0 13.0	3.0 4.0	10.0 12.0	- ns
t <sub>PHZ</sub>	Output Disable Time $\overline{OEBA}$ or $\overline{OEAB}$ to $\overline{A}_n$ or $\overline{B}_n$ $\overline{CEBA}$ or $\overline{CEAB}$ to $\overline{A}_n$ or $\overline{B}_n$	1.0 2.5	6.0 5.5	8.0 10.5	2.0 2.0	10.0 9.5	1.0 2.5	9.0 11.5	


### **AC Operating Requirements**

		74F		54	F	74F		
Symbol	Parameter		+ 25°C + 5.0V	T <sub>A</sub> , V <sub>CC</sub>	; = Mil	T <sub>A</sub> , V <sub>CC</sub>	c = Com	Units
		Min	Max	Min	Max	Min	Max	
t <sub>s</sub> (H)	Setup Time, HIGH or LOW $\overline{A}_n$ or $\overline{B}_n$ to $\overline{LEBA}$ or $\overline{LEAB}$	3.0 3.0		3.0 3.0		3.0 3.0		ns
t <sub>h</sub> (H)	Hold Time, HIGH or LOW $\overline{A}_n$ or $\overline{B}_n$ to $\overline{LEBA}$ or $\overline{LEAB}$	3.0 3.0		3.0 3.0		3.0 3.0		113
t <sub>w</sub> (L)	Latch Enable, B to A Pulse Width, LOW	6.0		9.0		7.5		ns


# **Ordering Information** The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows: <u>74F</u> <u>544</u> <u>ş</u> Temperature Range Family -74F = Commercial 54F = Military Special Variations QB = Military grade device with environmental and burn-in processing X = Devices shipped in 13" reel Device Type Package Code Temperature Range SP = Slim Plastic DIP $C = Commercial (0^{\circ}C to +70^{\circ}C)$ D = Ceramic DIP $M = Military (-55^{\circ}C to + 125^{\circ}C)$ SD = Slim Ceramic DIP F = Flatpak L = Leadless Chip Carrier (LCC) S = Small Outline (SOIC) MSA =Shrink Small Outline (SOIC) EIAJ, Type II







#### Physical Dimensions inches (millimeters) (Continued)



#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 TWX: (910) 339-9240 National Semiconductor GmbH Livry-Gargan-Str. 10 D-82256 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649 Fax: (81-41) 35-1 National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 7F 1-7-1, Nakase, Mihama-Ku Chiba-City, Ciba Prefecture 261

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181

National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Nottinghilli, Melbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products	Applications
----------	--------------

Audio www.ti.com/audio Communications and Telecom www.ti.com/communications **Amplifiers** amplifier.ti.com Computers and Peripherals www.ti.com/computers dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps **Data Converters DLP® Products** www.dlp.com **Energy and Lighting** www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security

Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>

OMAP Mobile Processors <u>www.ti.com/omap</u>

Wireless Connectivity www.ti.com/wirelessconnectivity

TI E2E Community Home Page e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated