



54FCT/74FCT573A

Octal Latch with TRI-STATE® Outputs

General Description

The 'FCT573A is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (\overline{OE}) inputs.



The 'FCT573A is functionally identical to the 'FCT373A but has inputs and outputs on opposite sides.

Features

- NSC 54/74FCT573A is pin and functionally equivalent to IDT 54/74FCT573A
- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors
- $I_{OL} = 48$ mA (Com), 32 mA (Mil)
- TRI-STATE outputs for bus interfacing
- Military product compliant to MIL-STD-883
- TTL input and output level compatible
- TTL inputs accept CMOS levels


Ordering Code: See Section 8

Logic Symbols




Connection Diagrams

Pin Assignment for DIP, Flatpak and SOIC



Pin Names	Description
D ₀ -D ₇	Data Inputs
LE	Latch Enable Input
\overline{OE}	TRI-STATE Output Enable Input
O ₀ -O ₇	TRI-STATE Latch Outputs

Pin Assignment for LCC



Functional Description

The FCT573A contains eight D-type latches with TRI-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, and the latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the latch contents are presented inverted at the outputs \overline{O}_7 – \overline{O}_0 . When \overline{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

Truth Table

Inputs			Outputs
\overline{OE}	LE	D	O_n
L	H	H	H
L	H	L	L
L	L	X	O_0
H	X	X	Z

H = HIGH Voltage


L = LOW Voltage

Z = High Impedance

X = Immaterial

O_0 = Previous O_0 before HIGH-to-LOW transition of Latch Enable

Logic Diagram



TL/F/10641-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Rating (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Terminal Voltage with Respect to GND (V_{TERM})

54FCTA	-0.5V to +7.0V
74FCTA	-0.5V to +7.0V

Temperature under Bias (T_{BIAS})

54FCTA	-65°C to +135°C
74FCTA	-55°C to +125°C

Storage Temperature (T_{STG})

54FCTA	-65°C to +150°C
74FCTA	-55°C to +125°C

Power Dissipation (P_T)

0.5W

DC Output Current (I_{OUT})

120 mA

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ FCT circuits outside databook specifications.

Recommended Operating Conditions

Supply Voltage (V_{CC})

54FCTA	4.5V to 5.5V
74FCTA	4.75V to 5.25V

Input Voltage

0V to V_{CC}

Output Voltage

0V to V_{CC}

Operating Temperature (T_A)

54FCTA	-55°C to +125°C
74FCTA	0°C to +70°C

Junction Temperature (T_J)

CDIP	175°C
PDIP	140°C

DC Characteristics for 'FCTA Family Devices

Typical values are at $V_{CC} = 5.0V$, 25°C ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com: $V_{CC} = 5.0V \pm 5\%$, $T_A = 0^\circ C$ to $+70^\circ C$; Mil: $5.0V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$, $V_{HC} = V_{CC} - 0.2V$

Symbol	Parameter	54FCTA/74FCTA			Units	Conditions	
		Min	Typ	Max			
V_{IH}	Minimum High Level Input Voltage	2.0			V		
V_{IL}	Maximum Low Level Input Voltage		0.8		V		
I_{IH}	Input High Current		5.0	5.0	μA	$V_{CC} = \text{Max}$	$V_I = V_{CC}$ $V_I = 2.7V$ (Note 2)
I_{IL}	Input Low Current		-5.0	-5.0	μA	$V_{CC} = \text{Max}$	$V_I = 0.5V$ (Note 2) $V_I = GND$
I_{OZ}	Maximum TRI-STATE Current		10.0	10.0 -10.0 -10.0	μA	$V_{CC} = \text{Max}$	$V_O = V_{CC}$ $V_O = 2.7V$ (Note 2) $V_O = 0.5V$ (Note 2) $V_O = GND$
V_{IK}	Clamp Diode Voltage	-0.7	-1.2		V	$V_{CC} = \text{Min}; I_N = -18 \text{ mA}$	
I_{OS}	Short Circuit Current	-60	-120		mA	$V_{CC} = \text{Max}$ (Note 1); $V_O = GND$	
V_{OH}	Minimum High Level Output Voltage	2.8	3.0		V	$V_{CC} = 3V; V_{IN} = 0.2V$ or $V_{HC}; I_{OH} = -32 \mu A$	
		V_{HC}	V_{CC}			$V_{CC} = \text{Min}$	$I_{OH} = -300 \mu A$
		2.4	4.3			$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -12 \text{ mA}$ (Mil)
		2.4	4.3				$I_{OH} = -15 \text{ mA}$ (Com)
V_{OL}	Maximum Low Level Output Voltage	GND	0.2		V	$V_{CC} = 3V; V_{IN} = 0.2V$ or $V_{HC}; I_{OL} = 300 \mu A$	
		GND	0.2			$V_{CC} = \text{Min}$	$I_{OL} = 300 \mu A$
		0.3	0.50			$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 32 \text{ mA}$ (Mil)
		0.3	0.50				$I_{OL} = 48 \text{ mA}$ (Com)
I_{CC}	Maximum Quiescent Supply Current	0.001	1.5		mA	$V_{CC} = \text{Max}$ $V_{IN} \geq V_{HC}, V_{IN} \leq 0.2V$ $I_I = 0$	
ΔI_{CC}	Quiescent Supply Current; TTL Inputs HIGH	0.5	2.0		mA	$V_{CC} = \text{Max}$ $V_{IN} = 3.4V$ (Note 3)	
I_{CCD}	Dynamic Power Supply Current (Note 4)	0.25	0.45		mA/MHz	$V_{CC} = \text{Max}$ Outputs Open One Input Toggling 50% Duty Cycle $\overline{OE} = GND$ $LE = V_{CC}$	$V_{IN} \geq V_{HC}$ $V_{IN} \leq 0.2V$

DC Characteristics for 'FCTA Family Devices (Continued)

Typical values are at $V_{CC} = 5.0V$, $25^{\circ}C$ ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com: $V_{CC} = 5.0V \pm 5\%$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$; Mil: $5.0V \pm 10\%$, $T_A = -55^{\circ}C$ to $+125^{\circ}C$, $V_{HC} = V_{CC} - 0.2V$

Symbol	Parameter	54FCTA/74FCTA			Units	Conditions
		Min	Typ	Max		
I_C	Total Power Supply Current (Note 6)	1.5	4.5		mA	$V_{CC} = \text{Max}$ Outputs Open $O\bar{E} = \text{GND}$, $LE = V_{CC}$ $f_{CP} = 10 \text{ MHz}$ One Bit Toggling 50% Duty Cycle $V_{IN} \geq V_{HC}$ $V_{IN} \leq 0.2V$
		1.8	5.0			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$
		3.0	8.0			(Note 5) $V_{CC} = \text{Max}$ Outputs Open $O\bar{E} = \text{GND}$, $LE = V_{CC}$ $f_{CP} = 2.5 \text{ MHz}$ Eight Bits Toggling 50% Duty Cycle $V_{IN} \geq V_{HC}$ $V_{IN} \leq 0.2V$
		5.0	14.5			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$

Note 1: Maximum test duration not to exceed one second, not more than one output shorted at one time.

Note 2: This parameter guaranteed but not tested.

Note 3: Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.

Note 4: This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

Note 5: Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

Note 6: $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$

$I_{CC} = \text{Quiescent Current}$

$\Delta I_{CC} = \text{Power Supply Current for a TTL High Input } (V_{IN} = 3.4V)$

$D_H = \text{Duty Cycle for TTL inputs High}$

$N_T = \text{Number of Inputs at } D_H$

$I_{CCD} = \text{Dynamic Current caused by an Input Transition Pair (HLH or LHL)}$

$f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$

$f_I = \text{Input Frequency}$

$N_I = \text{Number of Inputs at } f_I$

All currents are in milliamps and all frequencies are in megahertz.

AC Electrical Characteristics: See Section 2 for Waveforms

Symbol	Parameter	54/74FCTA	74FCTA		54FCTA		Units	Fig. No.
		T _A = + 25°C V _{CC} = 5.0V	T _A , V _{CC} = Com R _L = 500Ω C _L = 50 pF		T _A , V _{CC} = Mil R _L = 500Ω C _L = 50 pF			
		Typ	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay D _n to O _n	4.0	1.5	5.2			ns	2-8
t _{PLH} t _{PHL}	Propagation Delay LE to O _n	7.0	2.0	8.5			ns	2-8
t _{PZH} t _{PZL}	Output Enable Time	5.5	1.5	6.5			ns	2-11
t _{PHZ} t _{PLZ}	Output Disable Time	4.0	1.5	5.5			ns	2-11
t _S	Setup Time High or Low, D _n to LE	1.0	2.0				ns	2-10
t _H	Hold Time High or Low, D _n to LE	1.0	1.5				ns	2-10
t _W	LE Pulse Width High or Low	4.0	5.0				ns	2-9

Note 1: Minimum limits are guaranteed but not tested on propagation delays.

Capacitance ($T_A = +25^\circ\text{C}$, $f = 1.0\text{ MHz}$)

Symbol	Parameter	Typ	Max	Units	Conditions
C_{IN}	Input Capacitance	6	10	pF	$V_{IN} = 0\text{V}$
C_{OUT}	Output Capacitance	8	10	pF	$V_{OUT} = 0\text{V}$

Note: This parameter is measured at characterization but not tested.