54H/74H101

JK EDGE-TRIGGERED FLIP-FLOP (with AND-OR Inputs)

DESCRIPTION — The '101 is a high speed JK negative edge-triggered flipflop. The AND-OR gate inputs are inhibited while the clock input is LOW. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic state of J and K inputs may be allowed to change when the clock pulse is in a HIGH state and the bistable will perform according to the Truth Table as long as minimum setup times are observed. Input data is transferred to the outputs on the falling edge of the clock pulse.

TRUTH TABLE

INPUTS		OUTPUT	
@ t _n		@ tn + 1	
J	К	Q	
L	L	Qn	
ļL	Н	L	
[Η	L	H	
Н	Н	Qn	

Asynchronous Input:

LOW input to \overline{S}_D sets Q to HIGH level Set is independent of clock

 $\begin{array}{l} J=(J_{1A}\bullet J_{1B})+(J_{2A}\bullet J_{2B})\\ K=(K_{1A}\bullet K_{1B})+(K_{2A}\bullet K_{2B})\\ t_n=Bit\ time\ before\ clock\ pulse.\\ t_{n+1}=Bit\ time\ after\ clock\ pulse.\\ H=HIGH\ Voltage\ Level\\ L=LOW\ Voltage\ Level \end{array}$

CONNECTION DIAGRAMS
PINOUT A

14 Vcc

13 CP

12 K_{2B}

11 K2A

10 K_{1B}

9 K1A

8 Q

J1A 1

J1B 2

J2A 3

J_{2B} 4

SD 5


06

GND 7

ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE MILITARY GRADE		PKG
		$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} +125^{\circ}\text{C}$	TYPE
Plastic DIP (P)	A	74H101PC		9A
Ceramic DIP (D)	А	74H101DC	54H101DM	6A
Flatpak (F)	' I B I/4M101FG		54H101FM	31

LOGIC SYMBOL




Vcc = Pin 14 GND = Pin 7

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

HIGH/LOW
1.25/1.25
0*/3.0
2.5/1.25
12.5/12.5
-

*CP Sourcing Current, see DC Characteristics Table

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74H		UNITS	CONDITIONS
		Min	Max	00	
lін	Input HIGH Current at CP	0	-1.0	mA	V _{CC} = Max, V _{CP} = 2.4 V
lcc	Power Supply Current		38	mA	V _{CC} = Max, V _{CP} = 0 V

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{C}$ (See Section 3 for waveforms and load configurations)

		54/74H C _L = 25 pF R _L = 280 Ω		UNITS	CONDITIONS
SYMBOL	PARAMETER				
		Min	Max		
f _{max}	Maximum Clock Frequency	40		MHz	Figs. 3-1, 3-9
t _{PLH}	Propagation Delay CP to Q or Q		15 20	ns	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay Sp to Q or Q		12 20	ns	V _{CP} ≥ 2.0 V Figs. 3-1, 3-10
tPLH tPHL	Propagation Delay S _D to Q or Q		12 35	ns	V _{CP} ≤ 0.8 V Figs. 3-1, 3-10

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$

SYMBOL	PARAMETER	54/74H		UNITS	CONDITIONS
		Min	Max	3 011113	CONDITIONS
t _s (H) t _s (L)	Setup Time J _n or K _n to CP	10 13		ns	Fig. 3-7
th (H) th (L)	Hold Time J _n or K _n to CP	0		ns	1 ng. 5-7
t _w (H) t _w (L)	CP Pulse Width	10 15		ns	Fig. 3-9
t _w (L)	S _D Pulse Width LOW	16		ns	Fig. 3-10