54H/74H71

JK MASTER/SLAVE FLIP-FLOP (With AND-OR Inputs)

DESCRIPTION — The '71 is a high speed JK master/slave flip-flop with AND-OR gate inputs. The AND-OR gate inputs for entry into the master section are controlled by the clock pulse. The clock pulse also regulates the circuitry which connects the master and slave sections. The sequence of operation is as follows: 1) isolate slave from master; 2) enter information from AND-OR gate inputs to master; 3) disable AND-OR gate inputs; 4) transfer information from master to slave. The logic state of J and K inputs must not be allowed to change when the clock pulse is in a HIGH state.

TRUTH TABLE

Z	IPUTS	OUTPUT		
	@ t _n	@ tn + 1		
7	Κ	Q		
L	٦	Q _n		
L	H L	H		
I	Н	\overline{Q}_{n}		

H = HIGH Voltage Level L = LOW Voltage Level

CLOCK WAVEFORM



Asynchronous Input:


LOW input to Sp sets Q to HIGH level Set is independent of clock

 $J = (J_{1A} \bullet J_{1B}) + (J_{2A} \bullet J_{2B})$ $K = (K_{1A} \bullet K_{1B}) + (K_{2A} \bullet K_{2B})$ $t_n = \text{Bit time before clock pulse.}$ $t_{n+1} = \text{Bit time after clock pulse.}$


ORDERING CODE: See Section 9

	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE	
PKGS		$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$		
Plastic DIP (P)	A	74H71PC		9A	
Ceramic DIP (D)	A	74H71DC	54H71DM	6A	
Flatpak (F)	В	74H71FC	54H71FM	31	


CONNECTION DIAGRAMS PINOUT A



PINOUT B



LOGIC SYMBOL




 $V_{CC} = Pin 14 (4)$ GND = Pin 7 (11)

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74H (U.L.) HIGH/LOW
J1A, J1B, J2A, J2B \ K1A, K1B, K2A, K2B J	Data Inputs	1.25/1.25
CP	Clock Pulse Input (Active Falling Edge)	2.5/2.5
SD	Direct Set Input (Active LOW)	3.75/3.75
Q, Q	Outputs	12.5/12.5

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74H		UNITS	CONDITIONS
		Min	Max		
lcc	Power Supply Current		30	mA	V _{CC} = Max, V _{CP} = 0 V

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25° C (See Section 3 for waveforms and load configurations)

		54/74H C _L = 25 pF R _L = 280 Ω		UNITS	CONDITIONS
SYMBOL	PARAMETER				
		Min	Max		
fmax	Maximum Clock Frequency	25		MHz	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay CP to Q or Q		21 27	ns	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay S _D to Q or Q		13 24	ns	Figs. 3-1, 3-10

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54/74H		UNITS	CONDITIONS
JIME JE		Min	Max]	CONDITIONS
ts (H)	Setup Time HIGH, Jn or Kn to CP	0		ns	Fig. 3-18
th (H)	Hold Time HIGH, J _n or K _n to CP	0		ns	Fig. 3-18
ts (L)	Setup Time LOW, Jn or Kn to $\overline{\sf CP}$	0		ns	Fig. 3-18
t _h (L)	Hold Time LOW, J _n or K _n to \overline{CP}	0		ns	Fig. 3-18
tw (H) tw (L)	CP Pulse Width	12 28		ns	Fig. 3-9
t _w (L)	S D Pulse Width LOW	16		ns	Fig. 3-10