54LS126/DM74LS126A Quad TRI-STATE® Buffers


General Description

This device contains four independent gates each of which performs a non-inverting buffer function. The outputs have the TRI-STATE feature. When enabled, the outputs exhibit the low impedance characteristics of a standard LS output with additional drive capability to permit the driving of bus lines without external resistors. When disabled, both the

output transistors are turned off presenting a high-impedance state to the bus line. Thus the output will act neither as a significant load nor as a driver. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the disable time is shorter than the enable time of the outputs.

TL/F/6388-1

Connection Diagram



Order Number 54LS126DMQB, 54LS126FMQB, DM74LS126AM or DM74LS126AN See NS Package Number M14A, N14A or W14B

Function Table

Υ	=	Α

Inputs		Output		
Α	С	Υ		
L	н	L		
Н	н	Н		
X	L	Hi-Z		

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Hi-Z = TRI-STATE (Outputs are disabled)

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range 54LS -5

 54LS
 -55°C to +125°C

 DM74LS
 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS126			DM74LS126A			Units
		Min	Nom	Max	Min	Nom	Max	Onno I
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			٧
V _{IL}	Low Level Input Voltage			0.7			0.8	٧
ЮН	High Level Output Current			-1			-2.6	mA
I _{OL}	Low Level Output Current			12			24	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_{I} = -18 \text{ mA}$	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IH} = Min$					٧
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	54LS			0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	V
		$I_{OL} = 12 \text{ mA}, V_{CC} = \text{Min}$			0.25	0.4	
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_{I} = 10V (54LS)$ $V_{I} = 7V (DM74)$				0.1	mA
lн	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μА
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
l _{OZH}	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4V$ $V_{IH} = Min, V_{IL} = Max$				20	μΑ
l _{OZL}	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-20	μΑ
los	Short Circuit	V _{CC} = Max (Note 2)	54LS	-30		-130	mA
	Output Current		DM74	-20		-100	
Icc	Supply Current	V _{CC} = Max (Note 3)	DM74		12	22	mA
Iccl	Supply Current	V _I = 0V	54LS			24	mA
Іссн	Supply Current	V _I = 4.5V	54LS			20	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: ICC is measured with both the output control and data inputs grounded.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		54LS C _L = 50 pF		DM74LS C _L = 150 pF, R _L = 667Ω		Units
Symbol	Parameter					
		Min	Max	Min	Max	
^t PLH	Propagation Delay Time Low to High Level Output		15		21	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		18		22	ns
^t PZH	Output Enable Time to High Level Output		30		36	ns
t _{PZL}	Output Enable Time to Low Level Output		20		42	ns
t _{PHZ}	Output Disable Time from High Level Output (Note 1)		30			ns
t _{PLZ}	Output Disable Time from Low Level Output (Note 1)		30			ns

Note 1: C_L = 5pF.