National Semiconductor

54LS160A/DM74LS160A, 54LS162A/DM74LS162A Synchronous Presettable BCD Decade Counters

General Description

The 'LS160 and 'LS162 are high speed synchronous decade counters operating in the BCD (8421) sequence. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The 'LS160 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The 'LS162 has a Synchronous Reset input that overrides counting and parallel loading and allows all outputs to be simultaneously reset on the rising edge of the clock.

Features

- Synchronous counting and loading
- High speed synchronous expansion
- Typical count rate of 35 MHz
- Fully edge triggered

Connection Diagram



Order Number 54LS160ADMQB, 54LS160AFMQB, 54LS160ALMQB, 54LS162ADMQB, 54LS162AFMQB, 54LS162ALMQB, DM74LS160AM, DM74LS160AN, DM74LS162AM or DM74LS162AN See NS Package Number E20A, J16A, M16A, N16E or W16A

Pin Names	Description
CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
CP	Clock Pulse Input (Active Rising Edge)
MR ('160)	Asynchronous Master Reset
	Input (Active LOW)
SR ('162)	Synchronous Reset
	Input (Active LOW)
P0-P3	Parallel Data Inputs
PE	Parallel Enable Input
	(Active LOW)
Q0-Q3	Flip-Flop Outputs
TC	Terminal Count Output

Logic Symbol



Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
54LS	55°C to +125°C
DM74LS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54	LS160A/16	2A	DM	74LS160A/	162A	Units
Symbol	Falanietei	Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	v
VIH	High Level Input Voltage	2			2			v
V _{IL}	Low Level Input Voltage			0.7			0.8	V
loн	High Level Output Current			-0.4			-0.4	mA
IOL	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	- 55		125	0		70	°C
t _s (H) t _s (L)	Setup Time, HIGH or LOW P _n to CP	20 20			20 20			ns
$t_{h}(H)$ $t_{h}(L)$ $t_{s}(H)$ $t_{s}(L)$ $t_{h}(H)$ $t_{h}(L)$	Hold Time, HIGH or LOW Pn to CP	0.0 0.0			0.0 0.0			ns
	Setup Time, HIGH or LOW PE to CP	20 20			20 20			ns
	Hold Time, HIGH or LOW PE to CP	0 0			0			ns
t _s (H) t _s (L)	Setup Time, HIGH or LOW CEP, CET or SR to CP	20 20			20 20			ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW CEP, CET or SR to CP	0 0			0 0			ns
t _w (H) t _w (L)	CP Pulse Width, HIGH or LOW	15 25			15 25			ns
t _w (L)	MR Pulse Width LOW ('160)	15			15			ns
t _{rec} Recovery Time MR to CP ('160)		20			20			ns

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Мах	Units	
VI	Input Clamp Voltage	$V_{CC} = Min$, $I_I = -18 mA$				-1.5	v
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max,	54LS	2.5			v
	Voltage	V _{IL} = Max	DM74	2.7			
V _{OL}	Low Level Output	$V_{CC} = Min, I_{OL} = Max,$	54LS			0.4	
	Voltage	V _{IH} = Min	DM74			0.5	v
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74			0.4	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Symbol	Paran	neter	Cond	itions]	Min	Typ (Note 1)	Max	Units
lı	Input Curren Input Voltage		$V_{CC} = Max, V_I = 10^{10}$ \overline{PE}, CET Inputs	V Inputs				0.1 0.2	mA
ſн	High Level Ir	nput Current	$V_{CC} = Max, V_{I} = 2.7$ \overline{PE}, CET Inputs	V Inputs				20 40	μΑ
IIL Low Level Input Current		$V_{CC} = Max, V_I = 0.4V$ Inputs		54LS			-0.4	mA	
					DM74			-1.6	
			PE, CET Inputs					-0.8	mA
I _{OS} Short Circuit		V _{CC} = Max		54LS	-20		-100	mA	
	Output Curre	rrent (Note 2)			DM74	-20		-100	
Іссн	Supply Curre Outputs HIG		$V_{CC} = Max, \overline{PE} = GND$ CP = \checkmark , Other Inputs = 4.5V					31	mA
I _{CCL} Supply Current with Outputs LOW		V _{CC} = Max, V _{IN} = GND CP = ✓				31	mA		
Switc	hing Cha	racterist	iCS V _{CC} = +5.0V, T _A	= +25°C					
Symbol Pa		rameter			$\label{eq:RL} \begin{split} \textbf{R}_{\textbf{L}} &= \textbf{2}\textbf{k}\Omega\\ \textbf{C}_{\textbf{L}} &= \textbf{15}\textbf{pF} \end{split}$		Ur	nits	
				14.				1	

Symbol	Parameter	RL = CL =	Units	
		Min	Max	
f _{max}	f _{max} Maximum Clock Frequency			MHz
t _{PLH} t _{PHL}			25 21	ns
			20 27	ns
			24 27	ns
			14 14	ns
t _{PHL} Propagation Delay MR to Q _n ('160)			28	ns

Functional Description

The 'LS160 and 'LS162 count modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) they increment to state 0 (LLLL). The '161 and '163 count modulo-16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the 'LS160) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset ('LS160), synchronous reset ('LS162), parallel load, count-up and hold. Five control inputs—Master Reset (MR, 'LS160), Synchronous Reset (SR, 'LS162), Parallel Enable (CET)—determine the mode of operation, as shown in the

Mode Select Table. A LOW signal on $\overline{\text{MR}}$ overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on $\overline{\text{SR}}$ overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on $\overline{\text{PE}}$ overrides counting and allows information on the Parallel Data (P_n) inputs to be loaded into the flip-flops on the next rising edge of CP. With $\overline{\text{PE}}$ and $\overline{\text{MR}}$ ('LS160) or $\overline{\text{SR}}$ ('LS162) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

LS160A•LS162A

The 'LS160A and 'LS162A use D-type edge-triggered flipflops and changing the \overline{SR} , \overline{PE} , CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

Functional Description (Continued)

The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in its maximum count state (9 for the decade counters, 15 for the binary counters). To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways.

These two schemes are shown in the 9310 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers. In the decade counters of the 'LS160, 'LS162, the TC output is fully decoded and can only be HIGH in state 9. LOGIC EQUATIONS:

Count Enable = CEP • CET • PE TC = Q0 • \overline{Q} 1 • \overline{Q} 2 • Q3 • CET

State Diagrams



*SR	PE	CET	CEP	Action on the Rising Clock Edge ()
L	х	х	х	RESET (Clear)
н	L	х	х	LOAD ($P_n \rightarrow Q_n$)
н	н	н	н	COUNT (Increment)
н	н	L	х	NO CHANGE (Hold)
н	н	X	L	NO CHANGE (Hold)

*For the 'LS162

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial



TL/F/10177-5

