# 54LS/74LS168

# SYNCHRONOUS BI-DIRECTIONAL BCD DECADE COUNTER

U/D 1 16 Vcc

CP 2 15 TC

P0 3 14 Q0

P1 4 13 Q1

P2 5 12 Q2

P3 6 11 Q3

CEP 7 10 CET

GND 8 9 PE

CONNECTION DIAGRAM
PINOUT A

**DESCRIPTION** — The '168 is a fully synchronous 4-stage up/down counter featuring a preset capability for programmable operation, carry lookahead for easy cascading and a  $U/\bar{D}$  input to control the direction of counting. It counts in the BCD (8421) sequence and all state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the clock.

### **ORDERING CODE:** See Section 9

CADEMING CODE: See Section 5						
	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG		
PKGS	ОПТ	V <sub>CC</sub> = +5.0 V ±5%, T <sub>A</sub> = 0°C to +70°C	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C} \text{ to } +125^{\circ}\text{ C}$	TYPE		
Plastic DIP (P)	A	74LS168PC		9B		
Ceramic DIP (D)	Α	74LS168DC	54LS168DM	6B		
Flatpak (F)	Α	74LS168FC	54LS168FM	4L		

# 9 3 4 5 6 PE Po P1 P2 P3 U/D 7 — CEP 10 — CET CP Qo Q1 Q2 Q3 14 13 12 11 VCC = Pin 16 GND = Pin 8

LOGIC SYMBOL

### INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54/74LS (U.L.)</b> HIGH/LOW	
CEP CET	Count Enable Parallel Input (Active LOW)	0.5/0.25	
CET	Count Enable Trickle Input (Active LOW)	1.0/0.5	
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.25	
$P_0 - P_3$	Parallel Data Inputs	0.5/0.25	
P <sub>0</sub> — P <sub>3</sub> PE U/D	Parallel Enable Input (Active LOW)	0.5/0.25	
U/D	Up-Down Count Control Input	0.5/0.25	
$Q_0 - Q_3$	Flip-flop Outputs	10/5.0	
		(2.5)	
TC	Terminal Count Output (Active LOW)	10/5.0	
	·	(2.5)	

FUNCTIONAL DESCRIPTION — The '168 and '169 use edge-triggered D-type flip-flops and have no constraints on changing the control or data input signals in either state of the Clock. The only requirement is that the various inputs attain the desired state at least a setup time before the rising edge of the clock and remain valid for the recommended hold time thereafter. The parallel load operation takes precedence over the other operations, as indicated in the Mode Select Table. When  $\overline{PE}$  is LOW, the data on the  $P_0 - P_3$  inputs enters the flip-flops on the next rising edge of the Clock. In order for counting to occur, both  $\overline{CEP}$  and  $\overline{CET}$  must be LOW and  $\overline{PE}$  must be HIGH. The  $\overline{U/D}$  input then determines the direction of counting. The Terminal Count  $\overline{(TC)}$  output is normally HIGH and goes LOW, provided that  $\overline{CET}$  is LOW, when a counter reaches zero in the COUNT DOWN mode or reaches 9 (15 for the '169) in the COUNT UP mode. The  $\overline{TC}$  output state is not a function of the Count Enable Parallel ( $\overline{CEP}$ ) input level. The  $\overline{TC}$  output of the '168 decade counter can also be LOW in the illegal states 11, 13 and 15, which can occur when power is turned on or via parallel loading. If an illegal state occurs, the '168 will return to the legitimate sequence within two counts. Since the  $\overline{TC}$  signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on  $\overline{TC}$ . For this reason the use of  $\overline{TC}$  as a clock signal is not recommended (see logic equations below).

1) Count Enable = CEP • CET • PE

2) Up:  $\overline{TC} = Q_0 \bullet Q_3 \bullet (U/\overline{D}) \bullet \overline{CET}$ 

3) Down:  $\overline{TC} = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot (U/\overline{D}) \cdot \overline{CET}$ 

### '168 and '169 MODE SELECT TABLE


PE	CEP	CET	U/D	Action on Rising Clock Edge
L	х	Х	Х	Load (Pn→Qn)
н	L	L	н	Count Up (increment)
Н	L	L	L	Count Down (decrement)
H	н	х	x	No Change (Hold)
Н	Х	Н	x	No Change (Hold)

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial


### STATE DIAGRAM 54LS/74LS168



Count Up

Count Down

### LOGIC DIAGRAM



# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max		
Icc	Power Supply Current		34	mA	V <sub>CC</sub> = Max

## AC CHARACTERISTICS: V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25°C (See Section 3 for waveforms and load configurations)

		<b>54/74LS</b> C <sub>L</sub> = 15 pF			CONDITIONS
SYMBOL	PARAMETER			UNITS	
		Min	Max	1	
f <sub>max</sub>	Maximum Clock Frequency	25		MHz	Figs. 3-1, 3-8
tPLH tPHL	Propagation Delay CP to Q <sub>n</sub>		20 20	ns	Figs. 3-1, 3-8
tpLH tpHL	Propagation Delay CP to TC		30 30	ns	Figs. 3-1, 3-8
tPLH tPHL	Propagation Delay CET to TC		15 20	ns	Figs. 3-1, 3-5
tPLH tPHL	Propagation Delay U/D to TC		25 25	ns	Figs. 3-1, 3-20

# AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$ , $T_A = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
	TAIRMETER	Min	Max	0.4113	CONDITIONS
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW Pn, CEP or CET to CP	15 15		ns	Fig. 3-6
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW Pn, CEP or CET to CP	5.0 5.0		ns	Fig. 3-6
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW PE to CP	20 20		ns	Fig. 3-6
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW PE to CP	0		ns	Fig. 3-6
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW U/D to CP	25 25	**	ns	Fig. 3-6
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW U/D to CP	0 0		ns	Fig. 3-6
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse Width HIGH or LOW	10 20		ns	Fig. 3-8