CONNECTION DIAGRAM PINOUT A

16 Vcc

15 OE

14 So

13 |3b

12 12b

11 I1b

10 Iob

9 Zb

OE_a 1

S1 2

13a 3

12a 4

11a 5

10a 6

Za 7

GND 8

54S/74S253 54LS/74LS253

DUAL 4-INPUT MULTIPLEXER (With 3-State Outputs)

DESCRIPTION — The '253 is a dual 4-input multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (\overline{OE}) inputs, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Fairchild TTL families.

• SCHOTTKY PROCESS FOR HIGH SPEED

- MULTIFUNCTION CAPABILITY
- NON-INVERTING 3-STATE OUTPUTS

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE
Plastic DIP (P)	A	74S253PC, 74LS253PC		9B
Ceramic DIP (D)	A	74S253DC, 74LS253DC	54S253DM, 54LS253DM	6B
Flatpak (F)	A	74S253FC, 74LS253FC	54S253FM, 54LS253FM	4L

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
I _{0a} — I _{3a}	Side A Data Inputs	1.25/1.25	0.5/0.25
1оь — Ізь	Side B Data Inputs	1.25/1.25	0.5/0.25
S0, S1	Common Select Inputs	1.25/1.25	0.5/0.25
S0, S1 OEa	Side A Output Enable Input (Active LOW)	1.25/1.25	0.5/0.25
OE	Side B Output Enable Input (Active LOW)	1.25/1.25	0.5/0.25
Za, Zb	3-State Outputs	162/12.5	65/5.0
		(50)	(25)/(2.5)





FUNCTIONAL DESCRITION — This device contains two identical 4-input multiplexers with 3-state outputs. They select two bits from four sources selected by common select inputs (S_0 , S_1). The 4-input multiplexers have individual Output Enable (\overline{OE}_a , \overline{OE}_b) inputs which when HIGH, force the outputs to a high impedance (high Z) state. This device is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below:

$$Z_{a} = \overline{OE}_{a} \bullet (I_{0a} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1a} \bullet \overline{S}_{1} \bullet S_{0} + I_{2a} \bullet S_{1} \bullet \overline{S}_{0} + I_{3a} \bullet S_{1} \bullet S_{0})$$

$$Z_{b} = \overline{OE}_{b} \bullet (I_{0b} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1b} \bullet \overline{S}_{1} \bullet S_{0} + I_{2b} \bullet S_{1} \bullet \overline{S}_{0} + I_{3b} \bullet S_{1} \bullet S_{0})$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

				mo			
	ECT UTS	C	ΑΤΑ	INP	UTS	OUTPUT ENABLE	OUTPUT
S0	S ₁	lo	h	l2	13	ŌĒ	Z
x	x	х	Х	X	х	н	(Z)
L	L	L	Х	х	х	L	L
L	L	н	Х	Х	х	L	н
н	L	X	L	Х	Х	L	L
н	L	x	н	х	х	L	н
L	н	X	Х	L	Х	L	L
L	н	X	Х	н	х	L	н
н	н	X	Х	Х	L	L	L L
н	Н	х	х	Х	н	L	н

TRUTH TABLE

Address inputs S₀ and S₁ are common to both sections.

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

(Z)= High Impedance



253

SYMBOL	PARA	METER	54/74S		54/74LS		UNITS	CONDITIONS	
			Min	Мах	Min	Max			
los	Output Short C	ircuit Current	-40	-100	-20	-100	mA	V _{CC} = Max	
		Outputs HIGH		70				$V_{CC} = Max, \overline{OE}_n = Gnd$ In, Sn = 4.5 V	
lcc	Power Supply Current	Outputs LOW	80		12		mA	$V_{CC} = Max$ In, Sn, $\overline{OE_n} = Gnd$	
		Outputs OFF		100		14		$V_{CC} = Max, \overline{OE}_n = 4.5 V_n$ I _n , S _n = Gnd	
AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} =$					54/74LS				
				/745					
SYMBOL	PARA	METER	CL =	/ 74S 15 pF 280 Ω			UNITS	CONDITIONS	
SYMBOL	PARA	METER	CL =	15 pF 280 Ω			UNITS	CONDITIONS	
SYMBOL tPLH tPHL	PARA Propagation De S _n to Z _n		CL = RL =	15 pF 280 Ω	CL =	15 pF	UNITS	CONDITIONS Figs. 3-1, 3-20	
трін трні трін	Propagation De	lay	CL = RL =	15 pF 280 Ω Max 18	CL =	15 pF Max 29			
tрLн	Propagation De S _n to Z _n Propagation De	lay	CL = RL =	15 pF 280 Ω Max 18 18 9.0	CL =	15 pF Max 29 24 20	ns	Figs. 3-1, 3-20	