

# 54LS/74LS299

## 8-INPUT UNIVERSAL SHIFT/STORAGE REGISTER

(With Common Parallel I/O Pins)


**DESCRIPTION** — The '299 is an 8-bit universal shift/storage register with 3-state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Separate outputs are provided for flip-flops  $Q_0$  and  $Q_7$  to allow easy cascading. A separate active LOW Master Reset is used to reset the register.

- **COMMON I/O FOR REDUCED PIN COUNT**
- **FOUR OPERATION MODES: SHIFT LEFT, SHIFT RIGHT, LOAD AND STORE**
- **SEPARATE SHIFT RIGHT SERIAL INPUT AND SHIFT LEFT SERIAL INPUT FOR EASY CASCADING**
- **3-STATE OUTPUTS FOR BUS ORIENTED APPLICATIONS**

**ORDERING CODE:** See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0 \text{ V} \pm 5\%$ , $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%$ , $T_A = -55^\circ\text{C to } +125^\circ\text{C}$	
Plastic DIP (P)	A	74LS299PC		9Z
Ceramic DIP (D)	A	74LS299DC	54LS299DM	4E
Flatpak (F)	A	74LS299FC	54LS299FM	4F


### CONNECTION DIAGRAM PINOUT A



**INPUT LOADING/FAN-OUT:** See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.25
DS0	Serial Data Input for Right Shift	0.5/0.25
DS7	Serial Data Input for Left Shift	0.5/0.25
S0, S1	Mode Select Inputs	1.0/0.50
MR	Asynchronous Master Reset Input (Active LOW)	0.5/0.25
OE1, OE2	3-State Output Enable Inputs (Active LOW)	0.5/0.25
I/O0 — I/O7	Parallel Data Inputs or 3-State Parallel Outputs	0.5/0.25 65/15 (25)/(7.5)
Q0, Q7	Serial Outputs	10/5.0 (2.5)

## LOGIC SYMBOL



**FUNCTIONAL DESCRIPTION** — The '299 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by the  $S_0$  and  $S_1$ , as shown in the Mode Select Table. All flip-flop outputs are brought out through 3-state buffers to separate I/O pins that also serve as data inputs in the parallel load mode.  $Q_0$  and  $Q_7$  are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on  $\overline{MR}$  overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.


A HIGH signal on either  $\overline{OE}_1$  or  $\overline{OE}_2$  disables the 3-state buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both  $S_0$  and  $S_1$  in preparation for a parallel load operation.

MODE SELECT TABLE

INPUTS				RESPONSE
$\overline{MR}$	$S_1$	$S_0$	CP	
L	X	X	X	Asynchronous Reset; $Q_0 - Q_7 = \text{LOW}$
H	H	H	$\downarrow$	Parallel Load; $I/O_n \rightarrow Q_n$
H	L	H	$\downarrow$	Shift Right; $DS_0 \rightarrow Q_0, Q_0 \rightarrow Q_1$ , etc.
H	H	L	$\downarrow$	Shift Left; $DS_7 \rightarrow Q_7, Q_7 \rightarrow Q_6$ , etc.
H	L	L	X	Hold

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial

## LOGIC DIAGRAM



**DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE** (unless otherwise specified)

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max		
I <sub>CC</sub>	Power Supply Current		65	mA	V <sub>CC</sub> = Max, $\overline{OE}$ = 4.5 V

**AC CHARACTERISTICS:** V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25°C (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		C <sub>L</sub> = 15 pF			
		MIN	Max		
f <sub>max</sub>	Maximum Input Frequency	35		MHz	Figs. 3-1, 3-8
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to Q <sub>0</sub> or Q <sub>7</sub>		23 25	ns	Figs. 3-1, 3-8
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to I/O <sub>n</sub>		25 29	ns	
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>0</sub> or Q <sub>7</sub>		30	ns	Figs. 3-1, 3-16
t <sub>PHL</sub>	Propagation Delay MR to I/O <sub>n</sub>		33	ns	
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time		18 23	ns	Figs. 3-3, 3-11, 3-12 R <sub>L</sub> = 2 kΩ
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time		15 15	ns	Figs. 3-3, 3-11, 3-12 R <sub>L</sub> = 2 kΩ, C <sub>L</sub> = 5 pF

**AC OPERATING REQUIREMENTS:** V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25°C

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max		
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW S <sub>0</sub> or S <sub>1</sub> to CP	24 24		ns	Fig. 3-6
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW S <sub>0</sub> or S <sub>1</sub> to CP	0 0		ns	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW I/O <sub>n</sub> , D <sub>S0</sub> , D <sub>S7</sub> to CP	10 10		ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW I/O <sub>n</sub> , D <sub>S0</sub> , D <sub>S7</sub> to CP	0 0		ns	
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse Width HIGH or LOW	15 15		ns	Fig. 3-8
t <sub>w</sub> (L)	$\overline{MR}$ Pulse Width LOW	15		ns	Fig. 3-16
t <sub>rec</sub>	Recovery Time $\overline{MR}$ to CP	10		ns	Fig. 3-16