## 54LS/74LS299

## 8-INPUT UNIVERSAL SHIFT/STORAGE REGISTER

(With Common Parallel I/O Pins)


**DESCRIPTION** — The '299 is an 8-bit universal shift/storage register with 3-state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Separate outputs are provided for flip-flops Q<sub>0</sub> and Q<sub>7</sub> to allow easy cascading. A separate active LOW Master Reset is used to reset the register.

- COMMON I/O FOR REDUCED PIN COUNT
- FOUR OPERATION MODES: SHIFT LEFT, SHIFT RIGHT, LOAD AND STORE
- SEPARATE SHIFT RIGHT SERIAL INPUT AND SHIFT LEFT SERIAL INPUT FOR EASY CASCADING
- 3-STATE OUTPUTS FOR BUS ORIENTED APPLICATIONS.

**ORDERING CODE:** See Section 9


	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	оит	V <sub>CC</sub> = +5.0 V ±5%, T <sub>A</sub> = 0°C to +70°C	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} +125^{\circ}\text{C}$	TYPE
Plastic DIP (P)	Α	74LS299PC		9Z
Ceramic DIP (D)	Α	74LS299DC	54LS299DM	4E
Flatpak (F)	Α	74LS299FC	54LS299FM	4F

# CONNECTION DIAGRAM PINOUT A



#### INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54/74LS (U.L.)</b> HIGH/LOW	
СР	Clock Pulse Input (Active Rising Edge)	0.5/0.25	
D <sub>S0</sub>	Serial Data Input for Right Shift	0.5/0.25	
D <sub>S7</sub>	Serial Data Input for Left Shift	0.5/0.25	
S <sub>0</sub> , S <sub>1</sub>	Mode Select Inputs	1.0/0.50	
MR	Asynchronous Master Reset Input (Active LOW)	0.5/0.25	
OE <sub>1</sub> , OE <sub>2</sub>	3-State Output Enable Inputs (Active LOW)	0.5/0.25	
$1/O_0 - 1/O_7$	Parallel Data Inputs or	0.5/0.25	
	3-State Parallel Outputs	65/15	
		(25)/(7.5)	
Q <sub>0</sub> , Q <sub>7</sub>	Serial Outputs	10/5.0	
	·	(2.5)	



**FUNCTIONAL DESCRIPTION** — The '299 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by the S<sub>0</sub> and S<sub>1</sub>, as shown in the Mode Select Table. All flip-flop outputs are brought out through 3-state buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q<sub>0</sub> and Q<sub>7</sub> are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on  $\overline{\text{MR}}$  overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.


A HIGH signal on either  $\overline{OE}_1$  or  $\overline{OE}_2$  disables the 3-state buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both S<sub>0</sub> and S<sub>1</sub> in preparation for a parallel load operation.

#### **MODE SELECT TABLE**

INPUTS				RESPONSE		
MR	S <sub>1</sub>	S <sub>0</sub>	СР	×		
	X H L H L	XHHLL	×५५५×	Asynchronous Reset; $Q_0 - Q_7 = LOW$ Parallel Load; $I/O_n \longrightarrow Q_n$ Shift Right; $D_{S0} \longrightarrow Q_0$ , $Q_0 \longrightarrow Q_1$ , etc. Shift Left; $D_{S7} \longrightarrow Q_7$ , $Q_7 \longrightarrow Q_6$ , etc. Hold		

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

#### LOGIC DIAGRAM



SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max		0011211101110
Icc	Power Supply Current		65	mA	Vcc = Max, OE = 4.5 V

### AC CHARACTERISTICS: V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25°C (See Section 3 for waveforms and load configurations)

SYMBOL		54/74LS C <sub>L</sub> = 15 pF		UNITS	CONDITIONS	
	PARAMETER					
		MIN	Max	1		
f <sub>max</sub>	Maximum Input Frequency	35		MHz	Figs. 3-1, 3-8	
tPLH tPHL	Propagation Delay CP to Q <sub>0</sub> or Q <sub>7</sub>		23 25	ns	Figs. 3-1, 3-8	
tpLH tpHL	Propagation Delay CP to I/On		25 29	ns	1 1gs. 3-1, 3-6	
tpHL	Propagation Delay MR to Q <sub>0</sub> or Q <sub>7</sub>		30	ns	Figs. 3-1, 3-16	
tPHL	Propagation Delay MR to I/On		33	ns	- 1 igs. 6 1, 6 16	
tpzh tpzl	Output Enable Time		18 23	ns	Figs. 3-3, 3-11, 3-12 R <sub>L</sub> = 2 kΩ	
tpHZ tpLZ	Output Disable Time		15 15	ns	Figs. 3-3, 3-11, 3-12 R <sub>L</sub> = 2 kΩ, C <sub>L</sub> = 5 pF	

## AC OPERATING REQUIREMENTS: VCC = +5.0 V, TA = +25°C

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max	]	CONDITIONS
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW So or S1 to CP	24 24		ns	
th (H) th (L)	Hold Time HIGH or LOW So or S1 to CP	0		ns	Fig. 3-6
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW I/On, Dso, Ds7 to CP	10 10		ns	1 1g. 0-0
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW I/O <sub>n</sub> , D <sub>S0</sub> , D <sub>S7</sub> to CP	0		ns	
tw (H) tw (L)	CP Pulse Width HIGH or LOW	15 15		ns	Fig. 3-8
t <sub>w</sub> (L)	MR Pulse Width LOW	15		ns	Fig. 3-16
trec	Recovery Time MR to CP	10		ns	Fig. 3-16