

54LS/74LS502

8-BIT SUCCESSIVE APPROXIMATION REGISTER

DESCRIPTION—The 'LS502 is an 8-bit register with the interstage logic necessary to perform serial-to-parallel conversion and provide an active LOW Conversion Complete ($\overline{CC}$) signal coincident with storage of the eighth bit. An active LOW Start ($\overline{S}$) input performs synchronous initialization which forces Q_7 LOW and all other outputs HIGH. Subsequent clocks shift this Q_7 LOW signal downstream which simultaneously backfills the register such that the first serial data (D input) bit is stored in Q_7 , the second bit in Q_6 , the third in Q_5 , etc. The serial input data is also synchronized by an auxiliary flip-flop and brought out on Q_D .


Designed primarily for use in the successive approximation technique for analog-to-digital conversion, the 'LS502 can also be used as a serial-to-parallel converter ring counter and as the storage and control element in recursive digital routines.

- LOW POWER SCHOTTKY VERSION OF 2502
- STORAGE AND CONTROL FOR SUCCESSIVE APPROXIMATION A TO D CONVERSION
- PERFORMS SERIAL-TO-PARALLEL CONVERSION


ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0\text{ V} \pm 5\%$, $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	$V_{CC} = +5.0\text{ V} \pm 10\%$, $T_A = -55^\circ\text{C to } +125^\circ\text{C}$	
Plastic DIP (P)	A	74LS502PC		9B
Ceramic DIP (D)	A	74LS502DC	54LS502DM	6B
Flatpak (F)	A	74LS502FC	54LS502FM	4L

CONNECTION DIAGRAM
PINOUT A



LOGIC SYMBOL




V_{CC} = Pin 16
 GND = Pin 8

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
D	Serial Data Input	0.5/0.25
$\overline{S}$	Start Input (Active LOW)	0.5/0.25
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.25
Q_D	Synchronized Serial Data Output	10/5.0 (2.5)
$\overline{CC}$	Conversion Complete Output (Active LOW)	10/5.0 (2.5)
$Q_0 - Q_7$	Parallel Register Outputs	10/5.0 (2.5)
$\overline{Q}_7$	Complement of Q_7 Output	10/5.0 (2.5)

LOGIC DIAGRAM



Note: Cell logic is repeated for register stages Q_5 to Q_1 .

FUNCTIONAL DESCRIPTION—The register stages are composed of transparent RS latches arranged in master/slave pairs. The master and slave latches are enabled separately by non-overlapping complementary signals ϕ_1 and ϕ_2 derived internally from the CP input. Master latches are enabled when CP is LOW and slave latches are enabled when CP is HIGH. Information is transferred from master to slave, and thus to the outputs, by the LOW-to-HIGH transition of CP.

Initializing the register requires a LOW signal on $\bar{S}$ while exercising CP. With $\bar{S}$ and CP LOW, all master latches are SET (Q side HIGH). A LOW-to-HIGH CP transition, with $\bar{S}$ remaining LOW, then forces the slave latches to the condition wherein Q7 is LOW and all other register outputs, including $\bar{CC}$, are HIGH. This condition will prevail as long as $\bar{S}$ remains LOW, regardless of subsequent CP rising edge. To start the conversion process, $\bar{S}$ must return to the HIGH state. On the next CP rising edge, the information stored in the serial data input latch is transferred to Q_D and Q₇, while Q₆ is forced to the LOW state. On the rising edge of the next seven clocks, this LOW signal is shifted downstream, one bit at a time, while the serial data enters the register position one bit behind this LOW signal, as shown in the Truth Table. Note that after a serial data bit appears at a particular output, that register position undergoes no further changes. After the shifted LOW signal reaches $\bar{CC}$, the register is locked up and no further changes can occur until the register is initialized for the next conversion process.

Figure a shows a simplified hook-up of a 'LS502, a D/A converter and a comparator arranged to convert an analog input voltage into an 8-bit binary number by the successive approximation technique. Figure b is an idealized graph showing the various values that the D/A converter output voltage can assume in the course of the conversion. The vertical axis is calibrated in fractions of the full-scale output capability of the D/A converter and the horizontal axis represents the successive states of the Truth Table. At time t_1 , Q₇ is LOW and Q₆—Q₀ are HIGH, causing the D/A output to be one-half of full scale. If the analog input voltage is greater than this voltage the comparator output (hence the D input of the 'LS502) will be LOW, and at times t_2 the D/A output will rise to three-fourths of full scale because Q₇ will remain LOW and contribute 50% while Q₆ is forced LOW and contributes another 25%. On the other hand, if the analog input voltage is less than one-half of full scale, the comparator output will be HIGH and Q₇ will go HIGH at t_2 . Q₆ will still be forced LOW at t_2 , and the D/A output will decrease to 25% of full scale. Thus with each successive clock, the D/A output will change by smaller increments. When the conversion is completed at t_9 , the binary number represented by the register outputs will be the numerator of the fraction $n/256$, representing the analog input voltage as a fraction of the fullscale output D/A converter.




Fig. a




Fig. b

TRUTH TABLE

Time t_n	INPUTS		OUTPUTS									
	D	$\overline{S}$	Q_D	Q_7	Q_6	Q_5	Q_4	Q_3	Q_2	Q_1	Q_0	$\overline{CC}$
0	X	L	X	X	X	X	X	X	X	X	X	X
1	D_7	H	X	L	H	H	H	H	H	H	H	H
2	D_6	H	D_7	D_7	L	H	H	H	H	H	H	H
3	D_6	H	D_6	D_7	D_6	L	H	H	H	H	H	H
4	D_4	H	D_5	D_7	D_6	D_5	L	H	H	H	H	H
5	D_3	H	D_4	D_7	D_6	D_5	D_4	L	H	H	H	H
6	D_2	H	D_3	D_7	D_6	D_5	D_4	D_3	L	H	H	H
7	D_1	H	D_2	D_7	D_6	D_5	D_4	D_3	D_2	L	H	H
8	D_0	H	D_1	D_7	D_6	D_5	D_4	D_3	D_2	D_1	L	H
9	X	H	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	L
10	X	H	X	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	L

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max		
I_{CC}	Power Supply Current		65	mA	$V_{CC} = \text{Max}$

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^\circ \text{C}$ (See Section 3 for U.L. waveforms and load configurations)

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		CL = 15 pF			
		Min	Max		
fmax	Maximum Clock Frequency	15		MHz	Figs. 3-1, 3-8
tPLH	Propagation Delay		38	ns	
tPHL	CP to Qn or CC		28		

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^\circ \text{C}$

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max		
$t_s \text{ (H)}$ $t_s \text{ (L)}$	Setup Time HIGH or LOW $\overline{S}$ to CP	16 16		ns	Fig. 3-6
$t_h \text{ (H)}$ $t_h \text{ (L)}$	Hold Time HIGH or LOW $\overline{S}$ to CP	0 0		ns	
$t_s \text{ (H)}$ $t_s \text{ (L)}$	Setup Time HIGH or LOW D to CP	8.0 8.0		ns	
$t_h \text{ (H)}$ $t_h \text{ (L)}$	Hold Time HIGH or LOW D to CP	10 10		ns	Fig. 3-6
$t_w \text{ (H)}$ $t_w \text{ (L)}$	CP Pulse Width HIGH or LOW	20 46		ns	
					Fig. 3-8