54LS/74LS503

8-BIT SUCCESSIVE APPROXIMATION REGISTER

(With Expansion Control)


DESCRIPTION — The 'LS503 register is basically the same as the 'LS502 except that it has an active LOW Enable (\overline{E}) input that is used in cascading two or more packages for longer word lengths. A HIGH signal on \overline{E} , after a START operation, forces Q7 HIGH and prevents the device from accepting serial data. With the \overline{E} input of an 'LS503 connected to the \overline{CC} output of a preceding (more significant) device, the 'LS503 will be inhibited until the preceding device is filled, causing its \overline{CC} output to go LOW. This LOW signal then enables the 'LS503 to accept the serial data on subsequent clocks. For a description of the starting, shifting and conversion operations, please see the 'LS502 data sheet.

- PERFORMS SERIAL-TO-PARALLEL CONVERSION
- EXPANSION CONTROL FOR LONGER WORDS
- STORAGE AND CONTROL FOR SUCCESSIVE APPROXIMATION A TO D CONVERSION
- LOW POWER SCHOTTKY VERSION OF 2503


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	OUT	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C} \text{ to } +125^{\circ}\text{ C}$	TYPE
Plastic DIP (P)	Α	74LS503PC		9B
Ceramic DIP (D)	Α	74LS503DC	54LS503DM	6B
Flatpak (F)	Α	74LS503FC	54LS503FM	4L

CONNECTION DIAGRAM PINOUT A




LOGIC SYMBOL



INDIIT	LOADING/FAN-	OUT: See Sec	tion 3 for LLL	definitions


PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW	
D	Serial Data Input	0.5/0.25	
5	Start Input (Active LOW)	0.5/0.25	
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.25	
Ē	Conversion Enable Input (Active LOW)	10/5.0	
		(2.5)	
CC	Conversion Complete Output (Active LOW)	10/5.0	
		(2.5)	
$Q_0 - Q_7$	Parallel Register Outputs	10/5.0	
		(2.5)	
\bar{Q}_7	Complement of Q7 Output	10/5.0	
		(2.5)	

LOGIC DIAGRAM



Note: Cell logic is repeated for register stages Q5 to Q1.

CONNECTION FOR LONGER WORD LENGTHS



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
	. ,	Min	Max	00	
Icc	Power Supply Current		65	mA	V _{CC} = Max

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		54/74LS C _L = 15 pF			
SYMBOL	PARAMETER			UNITS	CONDITIONS
		Min	Max	1	-
f _{max}	Maximum Clock Frequency	15		MHz	
t _{PLH}	Propagation Delay CP to Qn or CC		38 28	ns	Figs. 3-1, 3-8
tpLH tpHL	Propagation Delay E to Q7		19 24	ns	Figs. 3-1, 3-5 CP = 4.5 V, S = Gnd

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
	TATAMET EN	Min	Max]	CONDITIONS
t _s (H) t _s (L)	Setup Time HIGH or LOW S to CP	16 16		ns	Fig. 3-6
th (H) th (L)	Hold Time HIGH or LOW S to CP	0 0		ns	1 ig. 0 0
ts (H) ts (L)	Setup Time HIGH or LOW D to CP	8.0 8.0		ns	Fig. 3-6
t _h (H) t _h (L)	Hold Time HIGH or LOW D to CP	10 10		ns	11g. 5 5
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	20 46		ns	Fig. 3-8