

TTL 256x1 RAM (54/74S200/201 TRI-STATE) | 54/74S200 (54/74S301 OPEN COLLECTOR) | 54/74S201

FEBRUARY 1975

54/74\$301

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 54/74S200/201 and 54/74S301 are Schottky clamped TTL, read/write memory arrays organized as 256 words of one bit each. They feature either open collector or tri-state outputs options for optimization of word expansion in bussed organizations. Memory expansion is further enhanced by full on-chip address decoding, three chip enable inputs and PNP input transistors which reduce input loading to 25μ A for a "1" level and -250μ A (S54S200/201/301) or -100μ A (N74S200/201/301) for a "0" level.

The additional feature of output blanking during write $(\overline{D_0} \text{ terminal "H" or "Hi-Z" state})$ permits $\overline{D_0}$ and D_{1N} terminals to share a common I/O line to reduce system interconnections. Both devices have fast read access and write cycle times and thus are ideally suited in high speed memory applications such as "Cache", buffers, scratch pads, writable control stores, etc.

Both devices are available in the commercial and military temperature ranges. For the commercial temperature range $(0^{\circ}C \text{ to } +75^{\circ}C)$ specify N74S200/201/301, B or F. For the military temperature range $(-55^{\circ}C \text{ to } +125^{\circ}C)$ specify S54S200/201/301, F only.

FEATURES

- ORGANIZATION 256 X 1
- ADDRESS ACCESS TIME: S54S200/201/301 – 70ns MAXIMUM N74S200/201/301 – 50 ns MAXIMUM
- WRITE CYCLE TIME: S54S200/201/301 – 60ns MAXIMUM N74S200/201/301 – 50ns MAXIMUM
- POWER DISSIPATION 1.5mW/BIT TYPICAL
- INPUT LOADING: S54S200/201/301 – (-250μA) MAXIMUM N74S200/201/301 – (-100μA) MAXIMUM
- OUTPUT BLANKING DURING WRITE
- ON-CHIP ADDRESS DECODING
- OUTPUT OPTION: TRI-STATE – 54/74S200/201 OPEN COLLECTOR – 54/74S301

• 16 PIN CERAMIC DIP

APPLICATIONS BUFFER MEMORY WRITABLE CONTROL STORE MEMORY MAPPING PUSH DOWN STACK SCRATCH PAD

PIN CONFIGURATION



TRUTH TABLE

MODE	CE* WE		Dia	DOUT						
	UL.	VVL	DIN	54/74S301	54/74S200/201					
READ	0	1	х	STORED	STORED DA T A					
WRITE "0"	0	0	0	1	High-Z					
WRITE "1"	0	0	1	1	High-Z					
DISABLED	1	Х	х	1	High-Z					

*"0" = All CE inputs low; "1" = One or more CE inputs high. X = Don't care.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER		RATING	UNIT		
V _{CC}	Power Supply Voltage	+7	Vdc		
V _{IN}	Input Voltage	+5.5	Vdc		
V _{OUT}	High Level Output Voltage (54/74S301)	+5.5	Vdc		
Vo	Off-State Output Voltage (54/74S200/201)	+5.5	Vdc		
Τ _Α	Operating Temperature Range S54S200/201/301 N74S200/201/301)	-55° to +125° 0° to +70°	°c °c		
T _{stg}	Storage Temperature Range	-65° to $+150^{\circ}$	°C		

ELECTRICAL CHARACTERISTICS

S54S200/201/301 $-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$, $4.5V \leq V_{CC} \leq 5.5V$ N74S200/201/301 $0^{\circ}C \leq T_{A} \leq +70^{\circ}C$, 4.75V $\leq V_{CC} \leq 5.25V$

			S54S	200/20	1/301	N74S	200/20	1/301		
	PARAMETER	TEST CONDITIONS	MIN	TYP ²	MAX	MIN	TYP ²	MAX	UNIT	NOTES
VIH	High Level Input Voltage	V _{CC} = MAX	2.0			2.0			V	1
V_{IL}	Low Level Input Voltage	V _{CC} = MIN			0.8	1	}	0.85	v	1
V _{IC}	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -18mA		-0.8	-1.2	į	-0.8	-1.2	v	1, 8
V _{ОН}	High Level Output Voltage (N74S200/201)	V _{CC} = MIN I _{OH} = -10.3mA				2.4			V	1, 6
V _{ОН}	High Level Output Voltage (S54S200/201)	V _{CC} = MIN I _{OH} = -5.2mA	2.4		l.				V	1, 6
V _{OL}	Low Level Output Voltage	V _{CC} = MIN I _{OL} = 16mA		0.35	0.50		0.35	0.45	V	1, 7
I _{OLK}	Output Leakage Current	V _{CC} = MIN V _O = 2.4V		1	50		1	40	μA	5
	(54/74S301)	V _{IH} = 2V V _O = 5.5V		1	50		1	40	μA	5
I _{O(OFF)}	Hi-Z State Output Current	V _{CC} = MAX V _O = 5.5V		1	50		1	40	μA	5
	(54/74S200/201)	V _{IH} = 2V V _O = 0.4V		-1	-50	ļ	- 1	-40	μΑ	5
lj –	Input Current at V _{IN} MAX	V _{CC} = MAX, V _{IN} = 5.5V			1			1	mA	8
Гŧн	High Level Input Current	V _{CC} = MAX, V _{IH} = 2.7V		1	25		1	25	μA	8
l _{IL}	Low Level Input Current	V _{CC} = MAX, V _{IL} = 0.45V		-10	-250		-10	-100	μA	8
I _{OS}	Short Circuit Output Current (54/74S200/201)	V _{CC} = MAX V _O = 0V	-30		- 100	-30		-100	mA	3
Icc	V _{CC} Supply Current (54/74S200/201/301)	V _{CC} = MAX		80	130		80	130	mA	4
	V _{CC} Supply Current (54S200/201/301)	V _{CC} = MAX, T _A = +125°C			99				mA	4
C _{IN}	Input Capacitance	V _{IN} = 2.0V, V _{CC} = 5.0V		5			5		pF	
COUT	Output Capacitance	V _{OUT} = 2.0V, V _{CC} = 5.0V		8			8		pF	

NOTES:

1. All voltage values are with respect to network ground terminal.

2. All typical values are at V_{CC} = 5V, T_A = +25°C.

3. Duration of the short-circuit should not exceed one second.

4. I_{CC} is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V, and the output open.

5. Measured with VIH applied to $\overline{\text{CE1}},\,\overline{\text{CE2}}$ and $\overline{\text{CE3}}.$

6. Measured with logic "0" stored, and V_{IL} applied to CE1, CE2 and CE3.

7. Measured with a logic "1" stored. Output sink current is supplied through a resistor to V_{CC} .

8. Test each input one at the time.

SIGNETICS TTL 256 X 1 RAMS = 54/74S200/201/301

SWITCHING CHARACTERISTICS

	PARAMETER		TEST CONDITIONS		S54S301			N74S301			
			S54S301 N74S301		MIN TYP ¹ MAX		MIN TYP1		MAX	UNIT	NOTES
tpL tpH					40 40	70 70		40 40	50 50	ns ns	B, D, E B, D, E
^t PH	L Enable Time From Chip Enable					45			35	ns	C, D, E
tPL	_H Disable Time From Chip Enable					30			20	ns	C, D, E
tpL	H Disable Time From Write Enable					40			30	ns	C, D, E
tsR	Sense-Recovery Time					50			40	ns	D
tw	Width of Write Enable Pulse			50			40			ns	н
	Setup Time:										
{	Address-to-Write Enable	$ \begin{array}{c} R_{L1} = 270\Omega \\ R_{L2} = 1\mathrm{K}\Omega \end{array} $	$R_{L1} = 270\Omega$ $R_{L2} = 1K\Omega$ $C_{L} = 15pF$	0			0			пs	
t _{seti}	Data-to-Write Enable			50			40			ns	
- sett	⁴⁹ Chip Enable-to-Write Enable			0	1		0			ns	D
	Hold Time:						2				D
	Address-From-Write Enable			10			10			ns	
t _{hol}	d Data-From-Write Enable			10			10			ns	
	Chip Enable-From- Write Enable			0			0			ns	

SWITCHING CHARACTERISTICS

		TEST CONDITIONS		\$54	\$54\$200/201			N74S200/201			
	PARAMETER		201 N74S200/201		MIN TYP ¹ MAX		MIN TYP1		MAX	UNIT	NOTES
трін трні	Access Time From Address	$R_L = 270\Omega$ $C_1 = 15pF$	R _L = 270Ω C ₁ = 15pF		40 40	70 70		40 40	50 50	ns ns	B, D, E B, D, E
tzн tz∟	Enable Time From Chip Enable					45 45			35 35	ns ns	C, D, F, G C, D, F, G
t _{HZ} t _{LZ}	Disable Time From Chip Enable	R _L = 270Ω C _L = 5pF	$R_L = 270\Omega$			30 30			20 20	ns ns	C, D, F, G C, D, F, G
t _{HZ} t _{LZ}	Disable Time From Write Enable		С _L = 5рF			40 40		1	30 30	ns ns	D, G D, G
t _{ZH} t _{ZL}	Sense-Recovery Time					50 50			40 40	ns ns	D, F D, F
tw	Width of Write Enable Pulse	RL = 270Ω CL = 15pF	R _L = 270Ω C _L = 15pF	50			40			ns	н
	Setup Time:										
	Address-to-Write Enable			0			0			ns	
t _{setup}	Data-to-Write Enable			50			40			ns	
	Chip Enable-to- Write Enable			0			0			ns	<u> </u>
	Hold Time:										D
	Address-From-Write Enable			10			10			ns	
thold	Data-From-Write Enable			10			10			ns	
	Chip Enable-From- Write Enable			0			0	~		ns	

NOTES: 1. All typical values are $V_{CC} \approx 5V$, $T_A = 25^{\circ}C$. 2. See Notes on Switching Parameter Measurement Information.

SWITCHING PARAMETER MEASUREMENT INFORMATION



AC TEST LOAD



NOTES:

- A. Waveform 1 is for the output with internal conditions such that the output is low except when disabled. Waveform 2 is for the output with internal conditions such that the output is high except when disabled.
- B. When measuring delay times from address inputs, the chip enable inputs are low and the write enable input is high.
- C. When measuring delay times from chip enable inputs, the address inputs are steady-state and the write enable input is high.
- D. Input waveforms are supplied by pulse generators having the following characteristics: $t_r \le 2.5ns$, $t_f \le 2.5ns$, PRR ≤ 1 MHz, and $Z_{out} \approx 50\Omega$.
- E. tpLH propagation delay time, low-to-high-level output, tpHL propagation delay time, high-to-low-level output.
- F. tZH propagation delay time, hi-Z to high-level output, tZL propagation delay time, hi-Z to low-level output.
- G. t_{HZ} propagation delay time, high-level to hi-Z output, t_{LZ} propagation delay time, low--level to hi-Z output.
- H. Minimum required to guarantee a WRITE into the slowest bit.