

# LINEAR INTEGRATED CIRCUITS

# DESCRIPTION

The NE560B Phase Locked Loop (PLL) is a monolithic signal conditioner, and demodulator system comprising a VCO, Phase Comparator, Amplifier and Low Pass Filter, interconnected as shown in the accompanying block diagram. The center frequency of the PLL is determined by the free running frequency ( $f_{\rm 0}$ ) of the VCO. This VCO frequency is set by an external capacitor and can be fine tuned by an optional Potentiometer. The low pass filter, which determines the capture characteristics of the loop, is formed by the two capacitors and two resistors at the Phase Comparator output.

The PLL system has a set of self biased inputs which can be utilized in either a differential or single ended mode. The VCO output, in differential form, is available for signal conditioning frequency synchronization, multiplication and division applications. Terminals are provided for optional extended control of the tracking range, VCO frequency, and output DC level

The monolithic signal conditioner-demodulator system is useful over a wide range of frequencies from less than 1 Hz to more than 15 MHz with an adjustable tracking range of  $\pm 1\%$  to  $\pm 15\%$ .

#### **FEATURES**

- FM DEMODULATION WITHOUT TUNED CIRCUITS
- NARROW BANDPASS TO ± 1% ADJUSTABLE
- TRACKING RANGE
- EXACT FREQUENCY DUPLICATION IN HIGH
- NOISE ENVIRONMENT
- WIDE TRACKING RANGE ±15%
- HIGH LINEARITY 1% DISTORTION MAX
- FREQUENCY MULTIPLICATION AND DIVISION
- THROUGH HARMONIC LOCKING

APPLICATIONS
TONE DECODERS

**FM IF STRIPS** 

**TELEMETRY DECODERS** 

**DATA SYNCHRONIZERS** 

SIGNAL RECONSTITUTION

**SIGNAL GENERATORS** 

**MODEMS** 

TRACKING FILTERS

**SCA RECEIVERS** 

**FSK RECEIVERS** 

WIDE BAND HIGH LINEARITY DETECTORS

#### **ABSOLUTE MAXIMUM RATINGS**

Maximum Operating Voltage

26V

Input Voltage

1V Rms

Storage Temperature

-65 ℃ to 150 ℃

**Operating Temperature** 


0 ℃ to 70 ℃

**Power Dissipation** 

300 mw


Limiting values above which serviceability may be impaired

# PIN CONFIGURATION



ORDER PART NO. NE560B

### **BLOCK DIAGRAM**



# **GENERAL ELECTRICAL CHARACTERISTICS**

(15K $\Omega$  Pin 9 to GND, Input Pin 12 or Pin 13 AC Ground Unused Input, Optional Controls Not Connected, V+ = 18V Unless Otherwise Specified T<sub>A</sub> = 25°C)

CHARACTERISTICS		LIN	IITS		TEST CONDITIONS
	MIN	TYP	MAX	UNITS	
Lowest Practical Operating Frequency		0.1	ł	Hz	
Maximum Operating Frequency	15	30		MHz	
Supply Current	7	9	11	Ma	
Minimum Input Signal for Lock		100	ł	μ∨	
Dynamic Range	į.	60		dB	
VCO Temp Coefficient*	<b>.</b>	±0.06	±0.12	%/ <b>-</b> ℃	Measured at 2 MHz, with both inputs AC grounde
VCO Supply Voltage Regulation	ì	±0.3	±2	%/V	Measured at 2 MHz
Input Resistance	l l	2		ΚΩ	*
Input Capacitance		4		Pf	
Input DC Level		+4		l v	
Output DC Level	+12	+14	+16	] v	
Available Output Swing		4		V <sub>p-p</sub>	Measured at Pin 9
AM Rejection*	30	40		dB	See Figure 1
De-emphasis Resistance		8		ΚΩ	

<sup>\*</sup>ACC Test Sub Group C.

# **ELECTRICAL CHARACTERISTICS** (For FM Applications, Figure 2) (15K $\Omega$ Pin 9 to GND, Input Pin 12 or 13, AC Ground Unused Input, Optional Controls Not Connected, V+ = 18V Unless Otherwise Specified $T_A$ = 25°C)

CHARACTERISTICS	<u></u>	l	IMITS		TEST CONDITIONS
——————————————————————————————————————	MIN	TYP	MAX	UNITS	
10.7 MHz Operation Deviation	on 75 kHz Sour	ce Impeda	nce = 50Ω		
Detection Threshold Demodulated Output Amplitude Distortion* Signal to Noise Ratio	30	120 60 .3 35	300 1	μV mV % T.H.D. dB	V <sub>in</sub> = 1 mv Rms Modulation Frequency 1 kH V <sub>in</sub> = 1 mv Rms Modulation Frequency 1 kH V <sub>in</sub> = 1 mv Rms Modulation Frequency 1 kH
4.5 MHz Operation Deviation	on = 25 kHz, So	urce Impe	dance = 50	Ω	
Detection Threshold Demodulated Output Amplitude Distortion Signal to Noise Ratio S + N N	30	120 60 0.3 35	300 1.0	μV mV % T.H.D. dB	V <sub>in</sub> = 1 mv Rms Modulation Frequency 1 kH V <sub>in</sub> = 1 mv Rms Modulation Frequency 1 kH V <sub>in</sub> = 1 mv Rms Modulation Frequency 1 kH
Wide Deviation $\Delta F/f_0 =$	5% Input = 4.	5 MHz Dev	iation = 22	25 kHz @ 1 kH	z Modulation Rate
Detection Threshold Demodulated Output Distortion Signal to Noise Ratio S + N N	0.2	1 0.5 0.8 50	5	mV Vrms % T.H.D. dB	V <sub>in</sub> = 5 mv Rms V <sub>in</sub> = 5 mv Rms V <sub>in</sub> = 5 mv Rms


<sup>\*</sup>ACC Test Sub Group C.

# **ELECTRICAL CHARACTERISTICS** (For Tracking Filter, Figure 3) (15K $\Omega$ Pin 9 to GND, Input Pin 12 or Pin 13 AC Ground Unused Input, Optional Controls Not Connected, V+ = 18V Unless Otherwise Specified $T_A = 25^{\circ}C$ )

CHARACTERISTICS			IMITS		TEST CONDITIONS
	MIN	TYP	MAX	UNITS	
Tracking Range Minimum Signal to Sustain Lock 0-C to 70-C VCO Output Impedance	±5	±15 0.8		% of f <sub>o</sub> mv Rms kΩ	V <sub>in</sub> = 5 mv Rms Input 2 MHz - See Characteristic Curves
VCO Output Swing VCO Output DC Level	0.4	0.6 +6.5		V <sub>p-p</sub>	Input 2 MHz Measured with high impedance Probe with less than 10 Pf Capacitance
Side Band Suppression		35		dB	Input 2 MHz with $\pm 100$ kHz Side Band Separation and 3 kHz Low Pass Filter Input 1 mv Peak for Carrier Each Side Band $C_1 = 0.01 \ \mu F$ $R_1 = 0$

# **TYPICAL TEST CIRCUITS**





 $f_c = f_o \approx 4 \text{ MHz}$   $\triangle f = 40 \text{ kHz},$ G<sub>1</sub> = FM Generator with f<sub>mod</sub> = 1 kHz

 $G_2$  = Audio Generator with  $f_A$  = 400 Hz

M<sub>1</sub> = Balanced Modulator Carrier Supplied by G<sub>1</sub>, AM modulation provided by G<sub>2</sub>.

 ${\rm A_1}$  = 50  $\Omega$  attenuator pad with signal level into pin 12 adjusted to 1 mV rms.

 $F_1 = 1 \text{ kHz Bandpass filter, } Q = 20$ 


 $F_2 = 400 \text{ Hz Bandpass filter with } Q = 50, \text{ with } 1 \text{ kHz trap.}$ 

AMR = 
$$\frac{V_1}{V_2}$$
 in dB

 $V_1$  and  $V_2$  are rms voltmeter readings.

Fig. 1

# **FM DEMODULATION**



C<sub>B</sub> = Bypass Capacitor

C<sub>C</sub> = Coupling Capacitors

= Low Pass Filter Capacitors


= Frequency Determining Capacitor

 $T_D$  = De-emphasis time constant

= (CD) (8k $\Omega$ )

Fig. 2

# TRACKING FILTER




C<sub>C</sub> = Coupling Capacitors

C<sub>B</sub> = Coupling Capacitors
C<sub>B</sub> = Bypass Capacitor
C<sub>1</sub> = Low Pass Filter Capacitor
C<sub>0</sub> = VCO Frequency Set Capacitor


Fig. 3

# TYPICAL CHARACTERISTIC CURVES


MINIMUM INPUT SIGNAL AMPLITUDE NECESSARY TO MAINTAIN LOCK AS A FUNCTION OF TEMPERATURE WITH  $f_{signal} = fo_{25}o_C = 2.0 \text{ MHz}$ 




THERMAL DRIFT OF VCO FREE RUNNING FREQUENCY (f<sub>o</sub>)




CHANGE OF FREE RUNNING OSCILLATOR
FREQUENCY AS A FUNCTION OF FINE
TUNING CIRCUIT




FREE RUNNING OSCILLATOR FREQUENCY
AS A FUNCTION OF VCO TIMING CAPACITANCE




AM REJECTION AS A FUNCTION OF INPUT SIGNAL LEVEL  $f_{\rm O} = 10~{\rm MHz}$ 




TYPICAL TRACKING RANGE AS A FUNCTION OF INPUT SIGNAL



CHANGE OF FREE RUNNING OSCILLATOR FREQUENCY AS A FUNCTION OF RANGE CONTROL CURRENT




NORMALIZED TRACKING RANGE AS A FUNCTION OF RANGE CONTROL CURRENT



# **EXTERNAL CONTROLS**

#### 1. Loop Low Pass Filter (Pins 14 and 15)

The equivalent circuit for the loop low-pass filter can be represented as:



where RA (6K  $\Omega$  ) is the effective resistance seen looking into Pin  $\,$  #14 or Pin  $\,$  #15.

The corresponding filter transfer characteristics are:

$$\frac{V_2}{V_1}(S) = (S) = \frac{1 + S R_1 C_1}{1 + S (R_1 + R_A) C_1}$$

where S is the complex frequency variable.

#### 2. Loop Gain (Threshold) Control

The overall Phase Locked Loop gain can be reduced by connecting a feedback resistor,  $R_{\rm F}$ , across the low-pass filter terminals, Pins #14 and, #15. This causes the loop gain and the detection sensitivity to decrease by a factor  $\alpha$  ( $\alpha<1$ ) where:

$$\alpha = \frac{R_F}{2R_A + R_F}$$

Reduction of loop gain may be desirable at high input signal levels ( $V_{in} > 30 \text{ mV}$ ) and at high frequencies ( $f_{0} > 5 \text{ MHz}$ ) where excessively high loop gain may cause instability.

#### 3. Tracking Range Control (Pin 7)

Any bias current,  $I_{\rm p}$ , injected into the tracking range control, reduces the tracking range of the PLL by decreasing the output of the limiter. The variation of the tracking range and the center frequency, as a function of  $I_{\rm p}$ , are shown in the characteristic curves with  $I_{\rm p}$  defined positive going into the tracking range control terminal. This terminal is normally at a DC level of +0.6 Volts and presents an impedance of 600  $\Omega$ .

#### 4. External Fine Tuning (Pin 6)

Any bias current injected into the fine tuning terminal increases the frequency of oscillation,  $f_0$ , as shown in the characteristic curves. This current is defined Positive into the fine tuning terminal. This terminal is at a typical DC level of +1.3 Volts and has a dynamic impedance of  $100\Omega$  to ground.

#### 5. Offset Adjustment (Pin 11)

Application of a bias voltage to the offset adjustment terminal modifies the current in the output amplifier setting the DC level at the output. The effect on the loop is to modify the relationship between the VCO free running frequency and the lock range, allowing the VCO free running frequency to be positioned at different points throughout the lock range.

Nominally this terminal is at +4V DC and has an input impedance of  $3K \Omega$ . The offset adjustment is optional. The characteristics specified correspond to operation of the circuit with this terminal open circuited.

#### 6. De-emphasis Filter (Pin 10)

The de-emphasis terminal is normally used when the PLL is used to demodulate Frequency Modulated Audio signals. In this application, a capacitor from this terminal to ground provides the required de-emphasis. For other applications, this terminal may be used for band shaping the output signal. The 3 dB bandwidth of the output amplifier in the system block diagram (see Figure 2.) is related to the de-emphasis capacitor,  $C_D$ , as:

$$f_{3dB} = \frac{1}{2 R_a C_D}$$

where  $R_D$  is the 8000 ohm resistance seen looking into the deemphasis terminal.

When the PLL system is utilized for signal conditioning, and the loop error voltage is not utilized, de-emphasis terminal should be AC grounded.