

## AM RECEIVER

**GENERAL ELECTRICAL CHARACTERISTICS**

(15K $\Omega$  Pin 9 to GND, Input Pin 12 or Pin 13 AC Ground Unused Input, Optional Controls Not Connected, V+ = 18V Unless Otherwise Specified T<sub>A</sub> = 25°C)

CHARACTERISTICS	LIMITS				TEST CONDITIONS
	MIN	TYP	MAX	UNITS	
Lowest Practical Operating Frequency		0.1		Hz	Measured at 2 MHz, with both inputs AC grounded Measured at 2 MHz
Maximum Operating Frequency	15	30		MHz	
Supply Current	8	10	12	Ma	
Minimum Input Signal for Lock		100		$\mu$ V	
Dynamic Range		60		dB	
VCO Temp Coefficient*		$\pm 0.06$	$\pm 0.12$	%/°C	
VCO Supply Voltage Regulation		$\pm 0.3$	$\pm 2$	%/V	
Input Resistance		2		k $\Omega$	
Input Capacitance		4		pF	
Input DC Level		+4		V	
Output DC Level	+12	+14	+16	V	Measured at Pin 9 See Figure 3
Available Output Swing		4		V <sub>p-p</sub>	
AM Rejection*	30	40		dB	
De-emphasis Resistance		8		k $\Omega$	

\*ACC Test Sub Group C.

**ELECTRICAL CHARACTERISTICS (For FM Applications, Figure 2)** (15K $\Omega$  Pin 9 to GND, Input Pin 12 or 13, AC Ground Unused Input, Optional Controls Not Connected, V+ = 18V Unless Otherwise Specified T<sub>A</sub> = 25°C)

CHARACTERISTICS	LIMITS				TEST CONDITIONS
	MIN	TYP	MAX	UNITS	
10.7 MHz Operation                      Deviation 75 kHz    Source Impedance = 50Ω					
Detection Threshold Demodulated Output Amplitude Distortion* Signal to Noise Ratio $\frac{S + N}{N}$	30	120 60 .3 35	300  1	μV mV % T.H.D. dB	Vin = 1 mv Rms    Modulation Frequency 1 kHz Vin = 1 mv Rms    Modulation Frequency 1 kHz Vin = 1 mv Rms    Modulation Frequency 1 kHz
4.5 MHz Operation                      Deviation = 25 kHz, Source Impedance = 50Ω					
Detection Threshold Demodulated Output Amplitude Distortion Signal to Noise Ratio $\frac{S + N}{N}$	30	120 60 0.3 35	300  1.0	μV mV % T.H.D. dB	Vin = 1 mv Rms    Modulation Frequency 1 kHz Vin = 1 mv Rms    Modulation Frequency 1 kHz Vin = 1 mv Rms    Modulation Frequency 1 kHz
Wide Deviation                      ΔF/f <sub>o</sub> = 5% Input = 4.5 MHz Deviation = 225 kHz @ 1 kHz modulation rate					
Detection Threshold Demodulated Output Distortion Signal to Noise Ratio $\frac{S + N}{N}$	0.2	1 0.5 0.8 50	5	mV Vrms % T.H.D. dB	Vin = 5 mv Rms Vin = 5 mv Rms Vin = 5 mv Rms

\*ACC Test Sub Group C.

**ELECTRICAL CHARACTERISTICS (For Tracking Filter, Figure 1)** (15K $\Omega$  Pin 9 to GND, Input Pin 12 or Pin 13 AC Ground Unused Input, Optional Controls Not Connected, V+ = 18V Unless Otherwise Specified T<sub>A</sub> = 25°C)

CHARACTERISTICS	LIMITS				TEST CONDITIONS
	MIN	TYP	MAX	UNITS	
Tracking Range	$\pm 5$	$\pm 20$		% of $f_o$	Vin = 5 mv Rms Input 2 MHz - See Characteristic Curves
Minimum Signal to Sustain Lock 0°C to 70°C		0.8		mv Rms	
VCO Output Impedance		1		k $\Omega$	Input 2 MHz Measured with high impedance. Probe with less than 10 pF capacitance.
VCO Output Swing	0.4	0.6		V <sub>p-p</sub>	
VCO Output DC Level		+6.5		V	Input 2 MHz with $\pm 100$ kHz Sideband Separation and 3 kHz Low Pass Filter. Input 1 mv Peak for Carrier and each Sideband C <sub>1</sub> = 0.01 $\mu$ F R <sub>1</sub> = 0
Side Band Suppression		35		dB	

**ELECTRICAL CHARACTERISTICS** (For AM Synchronous Detector, Figure 4) (15K $\Omega$  Pin 9 to GND, Input Pin 12 or Pin 13 AC Ground Unused Input, Optional Controls Not Connected, V+ = 18V Unless Otherwise Specified T<sub>A</sub> = 25°C)

CHARACTERISTICS	LIMITS				TEST CONDITIONS
	MIN	TYP	MAX	UNITS	
Input Impedance		3		k $\Omega$	See Definition of Terms See Definition of Terms
Output Impedance		8		k $\Omega$	
Output DC Level	+10	+14	+17	V	
AM Conversion Gain	3	12		dB	
Out of Band Rejection		30		dB	
Distortion		1*		% T.H.D.	

**TYPICAL TEST CIRCUITS**

**TEST CIRCUIT FOR TRACKING FILTER**




FIGURE 1

**TEST CIRCUIT FOR AM REJECTION**




FIGURE 3

**TEST CIRCUIT FOR FM DEMODULATION**




FIGURE 2

**TEST CIRCUIT FOR AM SYNCHRONOUS DETECTOR**






FIGURE 4

## TYPICAL CHARACTERISTIC CURVES


MINIMUM INPUT SIGNAL AMPLITUDE  
NECESSARY TO MAINTAIN LOCK AS A  
FUNCTION OF TEMPERATURE WITH  $f_{\text{signal}}$   
 $= f_{025^{\circ}\text{C}} = 2.0 \text{ MHz}$




THERMAL DRIFT OF VCO FREE RUNNING  
FREQUENCY ( $f_0$ )




CHANGE OF FREE RUNNING OSCILLATOR  
FREQUENCY AS A FUNCTION OF RANGE  
CONTROL CURRENT




FREE RUNNING OSCILLATOR FREQUENCY  
AS A FUNCTION OF VCO TIMING CAPACITANCE




AM REJECTION AS A FUNCTION OF INPUT  
SIGNAL LEVEL  $f_0 = 10 \text{ MHz}$




TYPICAL TRACKING RANGE AS A FUNCTION  
OF INPUT SIGNAL



CHANGE OF FREE RUNNING OSCILLATOR  
FREQUENCY AS A FUNCTION OF FINE  
TUNING CIRCUIT




NORMALIZED TRACKING RANGE AS A  
FUNCTION OF RANGE CONTROL CURRENT



## EXTERNAL CONTROLS

### 1. Loop Low Pass Filter (Pins 14 and 15)

The equivalent circuit for the loop low-pass filter can be represented as:



where  $R_A$  ( $6k\Omega$ ) is the effective resistance seen looking into Pin #14 or Pin #15.

The corresponding filter transfer characteristics are:

$$\frac{V_2}{V_1}(S) = F(S) = \frac{1 + S R_1 C_1}{1 + S (R_1 + R_A) C_1}$$

where  $S$  is the complex frequency variable.

### 2. Loop Gain (Threshold) Control

The overall Phase Lock of loop gain can be reduced by connecting a feedback resistor,  $R_F$ , across the low-pass filter terminals, Pins #14 and #15. This causes the loop gain and the detection sensitivity to decrease by a factor ( $\alpha < 1$ ), where

$$\alpha = \frac{R_F}{2R_A + R_F}$$

Reduction of loop gain may be desirable at high input signal levels ( $V_{in} > 30$  mV) and at high frequencies ( $f_o > 5$  MHz) where excessively high PLL loop gain may cause instability within the loop.

### 3. Tracking Range Control (Pin 7)

Any bias current,  $I_p$ , injected into the tracking range control, reduces the tracking range of the PLL by decreasing the output of the limiter. The variation of the tracking range and the center frequency, as a function of  $I_p$ , are shown in the characteristic curves with  $I_p$  defined positive going into the tracking range control terminal. This terminal is normally at a DC level of +0.6 Volts and presents an impedance of  $600\Omega$ .

### 4. External Fine Tuning (Pin 6)

Any bias current injected into the fine tuning terminal increases

the frequency of oscillation,  $f_o$ , as shown in the characteristic curves. This current is defined Positive into the fine tuning terminal. This terminal is at a typical DC level of +1.3 Volts and has a dynamic impedance of  $100\Omega$  to ground.

### 5. Offset Adjustment (Pin 11)

Application of a bias voltage to the offset adjustment terminal modifies the current in the output amplifier setting the DC level at the output. The effect on the loop is to modify the relationship between the VCO free running frequency and the lock range, allowing the VCO free running frequency to be positioned at different points throughout the lock range.

Nominally this terminal is at +4V DC and has an input impedance of  $3k\Omega$ . The offset adjustment is optional. The characteristics specified correspond to operation of the circuit with this terminal open circuited.

### 6. De-emphasis Filter (Pin 10)

The de-emphasis terminal is normally used when the PLL is used to demodulate Frequency Modulated Audio signals. In this application, a capacitor from this terminal to ground provides the required de-emphasis. For other applications, this terminal may be used for band shaping the output signal. The 3 dB bandwidth of the output amplifier in the system block diagram (see Figure 2 .) is related to the de-emphasis capacitor,  $C_D$ , as:

$$f_{3dB} = \frac{1}{2\pi R_D C_D}$$

where  $R_D$  is the  $8000$  ohm resistance seen looking into the de-emphasis terminal.

When the PLL system is utilized for signal conditioning, and the loop error voltage is not utilized, de-emphasis terminal should be AC grounded.

### 7. AM Post-Detection Filter (Pin 1)

The capacitor  $C_x$  connected between Pin #1 and ground serves as a low-pass filter for synchronous AM detection with a transfer characteristic,  $F_2(S)$ , given as:

$$F_2(S) = \frac{1}{1 + S R_x C_x}$$

where  $R_x = 8k\Omega$  is the resistance seen looking into Pin #1.