9309 93L09

DUAL 4-INPUT MULTIPLEXER


DESCRIPTION — The '09 monolithic dual 4-input digital multiplexers consist of two multiplexing circuits with common input select logic. Each circuit contains four inputs and fully buffered complementary outputs. In addition to multiplexer operation, the '09 can generate any two function of three variables. Active pullups in the outputs ensure high drive and high speed performance. Because or its high speed performance and on-chip select decoding, the '09 may be cascaded to multiple levels so that any number of lines can be multiplexed onto a single output bus.

- MULTIFUNCTION CAPABILITY
- ON-CHIP SELECT LOGIC DECODING
- FULLY BUFFERED COMPLEMENTARY OUTPUTS


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE	
PKGS	оит	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$		
Plastic DIP (P)	А	9309PC, 93L09PC		9B	
Ceramic DIP (D)	A	9309DC, 93L09DC	9309DM, 93L09DM	6B	
Flatpak (F)	А	9309FC, 93L09FC	9309FM, 93L09FM	4L	

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL



V_{CC} = Pin 16 GND = Pin 8

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	93XX (U.L) HIGH/LOW	93L (U.L.) HIGH/LOW
S ₀ , S ₁	Common Select Inputs	1.0/1.0	0.5/0.25
I _{0a} — I _{3a}	Multiplexer A Inputs	1.0/1.0	0.5/0.25
Za	Multiplexer A Output	20/10	10/5.0
			(3.0)
Za	Complementary Multiplexer A Output	18/9.0	10/5.0
			(3.0)
10ь — 13ь	Multiplexer B Inputs	1.0/1.0	0.5/0.25
Z_b	Multiplexer B Output	20/10	10/5.0
			(3.0)
\bar{Z}_b	Complementary Multiplexer B Output	18/9.0	10/5.0
			(3.0)

FUNCTIONAL DESCRIPTION — The '09 dual 4-input multiplexers are able to select two bits of either HIGH or LOW data or control from up to four sources, in one package. The '09 is the logical implementation of two-pole, four-position switch, with the position of the switch being set by the logic levels supplied to the two select inputs. Both assertion and negation outputs are provided for both multiplexers. The logic equations for the outputs are shown below:

$$\begin{split} Z_a &= l_{0a} \bullet \overline{S}_1 \bullet \overline{S}_0 + l_{1a} \bullet \overline{S}_1 \bullet S_0 + l_{2a} \bullet S_1 \bullet \overline{S}_0 + l_{3a} \bullet S_1 \bullet S_0 \\ Z_b &= l_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + l_{1b} \bullet \overline{S}_1 \bullet S_0 + l_{2b} \bullet S_1 \bullet \overline{S}_0 + l_{3b} \bullet S_1 \bullet S_0 \end{split}$$

The '09 is frequently used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the select inputs. A less obvious application is as a function generator. The '09 can generate two functions of three variables. This is useful for implementing random gating functions.

TRUTH TABLE


SELECT INPUTS		INPUTS (a or b)			OUTPUTS (a or b)		
S ₀	S ₁	lo	l ₁	l ₂	l ₃	Z	Z
L H H	L L L	L H X	X X L	X X X	X X X	LHLH	H L H L
L H H	H H H	X X X	X X X	L X X	X X L H	LHLH	H L H L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	93XX	93L	UNITS	CONDITIONS
STWIBGE		Min Max	Min Max		
los	Output Short Circuit Current		-10 -40	mA	V _{CC} = Max, V _{OUT} = 0 V
lcc	Power Supply Current	44	11.5	mA	Vcc = Max

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$ (See Section 3 for waveforms and load definitions)

		93XX	93L		
SYMBOL	PARAMETER	C _L = 15pF	C _L = 15pF	UNITS	CONDITIONS
		Min Max	Min Max		
tPLH tPHL	Propagation Delay S ₀ to Z _a	29 27	70 60	ns	Figs. 3-1, 3-5
tPLH tPHL	Propagation Delay So to Za	21 21	55 50	ns	Figs. 3-1, 3-20
tPLH tPHL	Propagation Delay	12 13	40 60	ns	Figs. 3-1, 3-4
tPLH tPHL	Propagation Delay I _{0a} to Z _a	20 21	70 65	ns	Figs. 3-1, 3-5