

64-BIT FIFO BUFFER MEMORY (16 × 4)

9403

FEATURES

- 10MHz Serial or Parallel Data Rate
- Serial or Parallel Input and Output
- Expandable Without External Logic
- Three-State Outputs
- Fully TTL-Compatible
- Slim (0.4 in.) 24-Pin DIP

PRODUCT DESCRIPTION

The 9403 is an expandable fall-through type First-In First-Out (FIFO) Buffer Memory that is optimized for high-speed disc/tape controllers and communication-buffer applications. In multiples of four, the device can be expanded to any number of bits and subsequently, to any number of words. Serial or parallel data can be asynchronously entered or retrieved which makes the 9403 the cost-effective solution for implementing buffer memories.

PIN DESIGNATIONS & DESCRIPTIONS

N PACKAGE							
IRF	1	24	VCC	MNEMONIC AND FUNCTION	DESCRIPTION	MNEMONIC AND FUNCTION	DESCRIPTION
PL	2	23	ORE	IRF	= Input register full output	TOS	= Transfer out serial input
D0	3	22	QS	PL	= Parallel load input	ORE	= Output register empty output
D1	4	21	Q0	D0-D3	= Parallel data input	Q0-Q3	= Parallel data output
D2	5	20	Q1	DS	= Serial data input	Q0-Q3	= Parallel data output
D3	6	19	Q2	CPSI	= Serial input clock	Q0-Q3	= Parallel data output
DS	7	18	Q3	CPSI	= Serial input clock	Q0-Q3	= Parallel data output
CPSI	8	17	EO	IES	= Serial input enable	EO	= Output enable
IES	9	16	CPSO	TTS	= Transfer to stack input	Q0-Q3	= Parallel data output
TTS	10	15	OES	MR	= Master Reset	Q0-Q3	= Parallel data output
MR	11	14	TOS	TOP	= Transfer out parallel input	ORE	= Output register empty output
GND	12	13	TOP			GND	= Ground
						VCC	= Supply voltage

TOP VIEW
ORDER NUMBER
N9403N

FUNCTIONAL DESCRIPTION

As shown in Figure 1, the 9403 consists of three parts which operate asynchronously and are virtually independent. These parts are:

- **Input Register**—with serial and parallel data inputs and control signals that permit easy expansion and a handshake interface.

- **FIFO Stack**—4-bit wide, 14-word deep fall-through type with self-contained control logic.
- **Output Register**—with serial and parallel data outputs and control signals that permit easy expansion and a handshake interface.




Figure 1. Simplified Block Diagram of 9403 Buffer Memory

INPUT REGISTER

Data can be entered serially or, using the parallel mode of operation, data is entered in 4-bit increments. In either case, the data is subsequently transferred to the fall-through stack;

the functional equivalent of this register is shown in Figure 2. The Input Register Full (IRF) status signal is internally generated by the Register Status (RS) flip-flop; when initialized, the \bar{Q} (IRF) output of this flip-flop is high.




Figure 2. Functional Equivalent of Input Register

Serial Entry (Input Register)

Serial data is entered via the D_S input and is handled by a 5-bit shift register consisting of flip-flops F3, F2, F1, F0, and RS. With $\bar{I}ES$ and PL both low, each high-to-low transition of the serial input clock (\overline{CPSI}) shifts the input data in domino order from F3 to F2 to F1 to F0. After the fourth clock transition, the four bits of serial data are aligned in F0 and RS is set, forcing $\bar{I}RF$ low and inhibiting \overline{CPSI} until contents of the input register are transferred to the stack. Figure 3 shows how a serial train of 64-bits would appear in the 9403—four bits (B60-B63) in the input register, 56 bits (B4-B59) in the stack, and four bits (B0-B3) in the output register.

Parallel Entry (Input Register)

When PL is high and \overline{CPSI} is low (Figure 2), flip-flops F0-F3 are loaded with data and $\bar{I}RF$ is forced low. This condition remains until current data is transferred to the stack. Once the data is transferred, $\bar{I}RF$ is driven high and new data can again be clocked into the input flip-flops. If parallel expansion is not being implemented, $\bar{I}ES$ must be low to establish row mastership—refer to discussion of parallel expansion




Figure 3. Final Bit Positions Resulting from a Serial Train of 64-Bits

STACK OPERATION

As shown in Figure 2, the outputs of F0-F3 are applied to the stack under control of a signal derived from TTS. When TTS is low, an attempt to initiate a fall-through action is made. If the top location of stack is empty, data is loaded and the input register is re-initialized provided PL is low. Note that initialization is postponed until PL is again low. Thus, automatic FIFO action is achieved by connecting the TTS input to the IRF output.

The RS flip-flop (Figure 2) records the fact that data has been transferred to the stack; this flip-flop is not cleared until PL goes low. Therefore, if a particular data word is transferred to the stack and falls to the second location before PL goes low, the same word will not be re-transferred even though IRF and TTS are still low. Once data enters the stack, "fall-through" is automatic; a delay is necessary only when waiting for the next stack location to empty. In the 9403, as in most modern FIFO designs, the MR input initializes the stack control section and does not clear the data.

OUTPUT REGISTER

This register receives and stores 4-bits of data from the bottom stack location and, on demand, outputs the data onto a three-state 4-bit parallel data bus or a three-state serial data bus. The Output Register Full (ORE) status signal is internally-generated by the FX flip-flop, when data is transferred from the

Retrieval of Parallel Data

With the stack empty and MR in the active-low state, the ORE output goes low, signifying that the output register is also empty. When new data is entered and has fallen through to bottom location of the stack, it is automatically transferred to the output register, provided the Transfer Out Parallel (TOP)




Figure 4. Functional Equivalent of Output Register

stack to the output register, ORE goes high. The functional equivalent of the output register is shown in Figure 4.

Retrieval of Serial Data

When the FIFO stack is empty and MR is driven low, the ORE output goes low to indicate that the output register is ready to accept new data from the stack. After new data is entered and falls through to the bottom stack location, it is transferred to the output register provided TOS is low and TOP is high. As a result of the data transfer, ORE goes high indicating valid data in the output register. Subsequently, the QS output is automatically enabled and the first data bit is transmitted to the three-state serial data bus. Henceforth, a serial shift of data occurs on each high-to-low transition of CPSO. On the fourth transition, the register is emptied, ORE is forced low, and serial output QS is disabled. To request a new word from the stack, the TOS input can be connected to the ORE output.

input is high. When the data is transferred from stack-to-register, ORE goes high and valid data appears at Q0-Q3 (Figure 4), provided the three-state buffers are enabled, that is, EO is active-low. When TOP goes low, ORE is driven low which indicates that the data output cycle is complete; however, the original data remains latched in the flip-flops until the next word (if available) is transferred from the stack to the output register.

For parallel operation, CPSO must be low, whereas, TOS should be grounded for single-slice operation or connected to the appropriate ORE for expanded operation. The TOP input is not edge-triggered, therefore, if it goes high before data is available from stack but data becomes available before it goes low, the data will be transferred to the output register. However, internal control circuits prevent the same data from being transferred twice. If TOP goes high and returns to low before data is available from the stack, ORE will remain low, indicating the absence of valid output data.

64-BIT FIFO BUFFER MEMORY (16x4)

9403

VERTICAL EXPANSION

In a vertical structure, the 9403 can be expanded to achieve greater word capacity without any external parts; a 46-word by 4-bit FIFO is shown in Figure 5. Using the same technique and similar connections, any FIFO of $15n+1$ words (where n is the number of devices) can be constructed. Observe that word expansion does not sacrifice flexibility of the 9403 FIFO as regards serial/parallel input and output.

HORIZONTAL EXPANSION

The 9403 can be horizontally expanded to store long words in multiples of 4-bits, again without external logic. Connections required to form a 16-word by 12-bit FIFO are shown in Figure 6, using similar techniques, any 16-word by $4n$ -bit FIFO (where n is the number of devices) can be constructed.

For horizontal or bit expansion, it is good practice to connect, respectively, the IRF and ORE outputs of the right-most device (most significant device) to the TTS and TOS inputs of all devices to the left (least significant devices) to guarantee that no operation is initiated before each and every device is ready. Word expansion does not affect the ability of the 9403 to handle serial/parallel inputs and outputs, however, the ripple form of expansion shown in Figure 6 does extract a penalty in speed of operation. Whereas a single 9403 is guaranteed to operate at 10MHz, an array of four FIFOs connected as shown is guaranteed to operate at 4.3MHz.




Figure 5. Word Expansion




Figure 6. Bit Expansion

64-BIT FIFO BUFFER MEMORY (16x4)

9403

HORIZONTAL AND VERTICAL EXPANSION

In addition to bit-or-word expansion, the 9403 can be used to expand in both the horizontal and vertical directions; a 31-word by 16-bit FIFO is shown in Figure 7 Using the same or similar techniques, any FIFO of $15m+1$ words by $4n$ -bits can be constructed, where m is the number of devices in a column and n is

the number of devices in a row.

The chart appended to Figure 7 shows the final positions for a contiguous serial entry of 496 bits. Figures 8 and 9, respectively, show the timing relationships involved for data-entry and data-retrieval pertaining to the 31-word by 16-bit array




Figure 7. Horizontal and Vertical Expansion—31x16 FIFO




Figure 8. Entry of Serial Data for Array of Figure 7




Figure 9. Retrieval of Serial Data for Array of Figure 7

INTERLOCKING CIRCUITS

Most conventional FIFO designs provide the status-signal counterparts of \overline{IRF} and \overline{ORE} . However, when these devices are used in arrays, variations in unit-to-unit operating speeds

require the use of external gating to ensure that all devices have, in fact, completed the last operation. The 9403 incorporates simple but effective master / slave interlocking circuits to eliminate these gating requirements.




Figure 10. Functional Equivalent of Interlocking Circuits

ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT	
V _{CC}	Power supply voltage	+7	Vdc
V _{IN}	Input voltage	+5.5	Vdc
V _O	Off-state output voltage	+5.5	Vdc
T _A	Operating temperature range	0 to +70	°C
T _{stg}	Storage temperature range	-65 to +150	°C

DC ELECTRICAL CHARACTERISTICS Over operating temperature range unless otherwise noted

PARAMETER	TEST CONDITIONS ^{1,2}	LIMITS			UNIT
		Min	Typ	Max	
V _{IH}	Input high voltage	2.0			V
V _{IL}	Input low voltage			0.8	V
V _{CD}	Input Clamp Diode Voltage			-1.5	V
V _{OH}	Output high voltage, \overline{ORE} , \overline{IRF}	2.4	3.4		V
V _{OH}	Output high voltage, Q ₀ -Q ₃ , Q _S	2.4	3.1		V
V _{OL}	Output low voltage, Q ₀ -Q ₃ , Q _S		0.35	0.5	V
V _{OL}	Output low voltage, \overline{ORE} , \overline{IRF}		0.35	0.5	V
I _{OZH}	Output off current high, Q ₀ -Q ₃ , Q _S			100	μA
I _{OZL}	Output off current low, Q ₀ -Q ₃ , Q _S			-100	μA
I _{IH}	Input high current		1.0	40	mA
I _{IL}	Input low current, all except \overline{OES} & \overline{IES}			1.0	mA
I _{OS}	Output short circuit current, Q ₀ -Q ₃ , Q _S , \overline{ORE} , \overline{OES}			-0.36	mA
I _{CC}	Supply Current			-0.96	mA
				-130	mA
				115	mA
				170	mA

NOTES

1 Operating temperature ranges are guaranteed after terminal equilibrium has been reached

2 All voltages measured with respect to ground terminal
3 No more than one output should be shorted at a time

64-BIT FIFO BUFFER MEMORY (16×4)

9403

AC ELECTRICAL CHARACTERISTICS $V_{CC} = 5.0V$, $C_L = 15pF$, $T_A = 25^\circ C$

PARAMETER	FROM INPUT	TO OUTPUT	TEST CONDITIONS ^{1,2,3}	LIMITS			UNIT
				Min	Typ	Max	
FALL-THROUGH TIME t_{DFT}	Positive going PL	Q_0 - Q_3	TTS connected to \overline{IRF} , TOS connected to ORE, IES, OES, EO, CPSO low, TOP high (f, Fig 11)		450	600	ns
PROPAGATION DELAY t_{PLH} Low-to-high t_{PHL} High-to-low	Negative going \overline{TTS} Negative going CPSI	\overline{IRF} \overline{IRF}	Stack not full, PL low (a & b, Fig 11)		48 18	64 25	ns
t_{PLH} Low-to-high t_{PHL} High-to-low	Negative going \overline{CPSO}	Q_5	Serial output \overline{OES} low, TOP high (c & d, Fig 11)		30 17	40 28	ns
t_{PHL} High-to-low	Negative going \overline{CPSO}	\overline{ORE}			32	42	ns
t_{PLH} Low-to-high t_{PHL} High-to-low	Positive going TOP	Q_0 - Q_3	\overline{EO} , CPSO low (e, Fig 11)		40 31	56 45	ns
t_{PLH} Low-to-high t_{PHL} High-to-low	Positive going TOP Negative going TOP	\overline{ORE} ORE	Parallel output, EO, CPSO low (e, Fig 11)		51 40	68 54	ns
t_{PLH} Low-to-high	Negative going TOS	Positive going ORE	Data in stack, TOP high, (c & d, Fig 11)		41	56	ns
t_{PHL} High-to-low	Positive going PL	Negative going \overline{IRF}	Stack not full (g & h, Fig 11)		20	33	ns
t_{PLH} Low-to-high t_{PLH} Low-to-high t_{PLH} Low-to-high	Negative going PL Positive going OES Positive going IES	Positive going \overline{IRF} ORE Positive going \overline{IRF}			33 26 31	46 44 40	ns
ENABLE DELAY t_{PZH} High t_{PZL} Low	\overline{EO}	Q_0 - Q_3	Out of high impedance state		9	14 20	ns
t_{PZL} Low t_{PZH} High	Negative going OES	Q_5			13	25 20	ns
DISABLE DELAY t_{PLZ} Low t_{PHZ} High	\overline{EO}	Q_0 - Q_3	Into high impedance state		7	14	ns
t_{PLZ} Low t_{PHZ} High	Negative going OES	Q_5			7	14	ns
APPEARANCE TIME t_{AP} Parallel t_{AS} Serial	\overline{ORE} ORE	Q_0 - Q_3 Q_5	Time elapsed between \overline{ORE} going high and valid data appearing at output, negative number indicates data available before ORE goes high		-12 6	-5 10	ns
PULSE WIDTH t_{PWL} CPSI low t_{PWH} CPSI high			Stack not full, PL low (a & b, Fig 11)	20 33	11 19		ns
t_{PWL} TOP low t_{PWH} TOP high			CPSO low, data available in stack (e, Fig 11)	30 26	17 13		ns
t_{PWL} CPSO low t_{PWH} CPSO high			TOP high, data in stack, (c & d, Fig 11)	30 32	16 18		ns
t_{PWH} PL high			Stack not full (g & h, Fig 11)	40	29		ns
t_{PWL} TTS low (serial or parallel mode)			Stack not full (a, b, g, & h, Fig 11)	20	9		ns
t_{PWL} MR low			(f, Fig 11)	25	13		ns
SETUP and HOLD TIME t_s Setup time t_h Hold time	D_5 D_5	Negative CPSI CPSI	PL low (a & b, Fig 11)	28 0	17 -6		ns

AC ELECTRICAL CHARACTERISTICS $V_{CC} = 5.0V, C_L = 15pF, T_A = 25^\circ C$ (Cont'd)

PARAMETER	FROM	TO	TEST CONDITIONS ^{1,2,3}	LIMITS			UNIT
				Min	Typ	Max	
t_s Setup time	Parallel inputs	PL	Length of time parallel inputs must be applied prior to rising edge of PL	0	-22		ns
t_h Hold time	Parallel inputs	PL	Length of time parallel inputs must remain applied after falling edge of PL	2			ns
t_s Set up time (serial or parallel mode)	TTS	IRF	(a, b, g, & h, Fig 11)	0	-20		ns
t_s Setup time	Negative going ORE	Negative going TOS	TOP high (c & d, Fig 11)	0	-24		ns
t_s Setup time	Negative going IES	CPSI	(b, Fig 11)	45	23		ns
t_s Setup time	Negative TTS	CPSI		84	58		ns
RECOVERY TIME t_{rec}	MR	Any input	(f, Fig 11)	15	5		ns

NOTES

- 1 Initialization requires a master reset to occur after power has been applied
- 2 TTS normally connected to IRF
- 3 If stack is full, IRF will stay low




Figure 11. 9403 Timing and Parameter-Measurement Information




Figure 11. 9403 Timing and Parameter-Measurement Information (Cont'd)

64-BIT FIFO BUFFER MEMORY (16x4)

9403

LOGIC DIAGRAM

