

Pseudo Differential, 100kSPS, 12-Bit ADC in 8-lead SOT-23

Preliminary Technical Data

AD7457

FEATURES

Specified for V_{DD} of 3 V and 5 V Very Low Power:

TBD mW typ at 100kSPS with 3 V Supplies TBD mW typ at 100kSPS with 5 V Supplies Pseudo Differential Analog Input Wide Input Bandwidth:

70dB SINAD at 20kHz Input Frequency No Pipeline Delays

Serial Interface - SPITM/QSPITM/MICROWIRETM/DSP Compatible

Automatic Power-Down Mode 8 Pin SOT-23 and µSOIC Package

APPLICATIONS

Transducer Interface Battery Powered Systems Data Acquisition Systems Portable Instrumentation Motor Control Communications

GENERAL DESCRIPTION

The AD7457 is a 12-bit, low power, successive-approximation (SAR) analog-to-digital converter that features a pseudo differential analog input. The part operates from a single 2.7 V to 5.25 V power supply and features throughput rates up to 100kSPS.

The part contains a low-noise, wide bandwidth, differential track and hold amplifier (T/H) which can handle input frequencies in excess of 1MHz with the -3dB point being 20MHz typically. The reference voltage is 2.5 V and is applied externally to the V_{REF} pin.


The conversion process and data acquisition are controlled using \overline{CS} and the serial clock allowing the device to interface with Microprocessors or DSPs. The device is powered up on the falling edge of \overline{CS} and a conversion is initiated on the rising edge of \overline{CS} , where the analog input is sampled. Once a conversion is complete, the device automatically enters a power down mode to reduce power dissipation between conversions.

MICROWIRE is a trademark of National Semiconductor Corporation. SPI and QSPI are trademarks of Motorola, Inc.

REV. PrA 24/07/02

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAM



The SAR architecture of this part ensures that there are no pipeline delays.

PRODUCT HIGHLIGHTS

- 1. Operation with 2.7 V to 5.25 V power supplies.
- 2.Low Power Consumption.
 - With a 3V supply, the AD7457 offers 1mW typ power consumption for 100kSPS throughput.
- 3. Pseudo Differential Analog Input.
- The $V_{\rm IN}$ input can be used as an offset from ground
- 4. No Pipeline Delay.
- 5. Accurate control of the sampling instant via a $\overline{\text{CS}}$ input and once off conversion control.
- 6.8-lead SOT-23 package.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 www.analog.com
Fax: 781/326-8703 © Analog Devices, Inc., 2002

AD7457 - SPECIFICATIONS¹

($V_{DD}=2.7V$ to 5.25V, $~f_{SCLK}=12MHz,~f_S=100kHz,~V_{REF}=2.5~V;~F_{IN}=20kHz;~T_A=T_{MIN}$ to $T_{MAX},$ unless otherwise noted.)

Parameter	Test Conditions/Comments	B Version ¹	Unit	
DYNAMIC PERFORMANCE Signal to (Noise + Distortion)				
$(SINAD)^2$		70	dB min	
Total Harmonic Distortion (THD) ²	-80dB typ	-75	dB max	
Peak Harmonic or Spurious Noise ² Intermodulation Distortion (IMD) ²	-82dB typ	-75	dB max	
Second Order Terms		-85	dB typ	
Third Order Terms		-85	dB typ	
Aperture Delay ²		10	ns typ	
Aperture Jitter ²	ID	50	ps typ	
Full Power Bandwidth ²	@ -3 dB	20	MHz typ	
	@ -0.1 dB	2.5	MHz typ	
DC ACCURACY				
Resolution		12	Bits	
Integral Nonlinearity (INL) ²		±1	LSB max	
Differential Nonlinearity (DNL) ²	Guaranteed No Missed Codes			
2	to 12 Bits.	± 1	LSB max	
Offset Error ²		±3	LSB max	
Gain Error ²		±3	LSB max	
ANALOG INPUT				
Full Scale Input Span Absolute Input Voltage	V _{IN+} - V _{IN} -	V_{REF}	V	
V_{IN}		V_{REF}	V	
V_{IN-}^{3}		0.1 to 1	V	
DC Leakage Current		±1	μA max	
Input Capacitance	When in Track	20	pF typ	
	When in Hold	6	pF typ	
REFERENCE INPUT				
V _{REF} Input Voltage	±1% tolerance			
	for specified performance	2.5	V	
DC Leakage Current		±1	μA max	
V _{REF} Input Capacitance		15	pF typ	
LOGIC INPUTS				
Input High Voltage, V _{INH}		2.4	V min	
Input Low Voltage, V _{INL}		0.8	V max	
Input Current, I _{IN}	Typically 10nA, $V_{IN} = 0 Vor V_{DD}$	± 1	μA max	
Input Capacitance, C_{IN}^{7}		10	pF max	
LOGIC OUTPUTS				
Output High Voltage, V _{OH}	$V_{\rm DD}$ = 5V; $I_{\rm SOURCE}$ = 200 μ A	2.8	V min	
1 6 On	$V_{DD} = 3V$; $I_{SOURCE} = 200\mu A$	2.4	V min	
Output Low Voltage, V _{OL}	$I_{SINK} = 200 \mu A$	0.4	V max	
Floating-State Leakage Current	SHAK FI	±1	μA max	
Floating-State Output Capacitance ⁷		10	pF max	
Output Coding		Straight	P	
		(Natural)		

-2- REV. PrA

AD7457 - SPECIFICATIONS

AD7457

Parameter	Test Conditions/Comments	B Version ¹	Units	
CONVERSION RATE				
Conversion Time	1.33µs with a 12MHz SCLK	16	SCLK cycles	
Track/Hold Acquisition Time ²	Sine Wave Input	TBD	ns max	
	Step Input	TBD	ns max	
Throughput Rate ⁶		100	kSPS max	
POWER REQUIREMENTS				
V_{DD}		2.7/5.25	Vmin/max	
$I_{\mathrm{DD}}^{5, 7}$				
Static	$V_{\rm DD}$ =3 V/5 V. SCLK On or Off	0.5	mA typ	
Operational	$V_{DD} = 5 \text{ V}.$	TBD	mA max	
	$V_{DD} = 3 \text{ V}.$	TBD	mA max	
Power Dissipation				
Operational	$V_{\rm DD}$ =5 V.	TBD	mW max	
	$V_{\rm DD}$ =3 V.	TBD	mW max	

NOTES

-3-REV. PrA

¹Temperature ranges as follows: A, B Versions: -40°C to +85°C.

²See 'Terminology' section.

 $^{^3\}text{A}$ small DC input is applied to $V_{\text{IN-}}$ to provide a pseudo ground for $V_{\text{IN+}}.$

⁴Sample tested @ 25°C to ensure compliance.
⁵See Power vs Throughput rate section.

⁶See Serial Interface section

⁷Measured with a midscale DC input.

Specifications subject to change without notice.

AD7457

TIMING SPECIFICATIONS 1,2

($V_{DD}=2.7V$ to 5.25V, $\,f_{SCLK}=12MHz,\,\,f_S=100kHz,\,V_{REF}=2.5$ V; $\,T_A=T_{MIN}$ to $T_{MAX},\,unless$ otherwise noted.)

Parameter	Limit at T _{MIN} , T _{MAX}	Units	Description
f _{SCLK} ⁴	10	kHz min	
	12	MHz max	
t _{CONVERT}	16 x t _{SCLK}		$t_{SCLK} = 1/f_{SCLK}$
	1.33	μs max	12MHz f _{SCLK}
t _{POWERUP}	1.4	μs min	Power-Up Time
tACQUISITION	1.4	μs min	Acquisition Time
t_2	10	ns min	CS Rising Edge to SCLK Falling Edge Setup Time
t_2 t_3^5 t_4^5	20	ns max	Delay from CS Rising Edge Until SDATA 3-State Disabled
t ₄ ⁵	40	ns max	Data Access Time After SCLK Falling Edge
t ₅	$0.4 t_{\rm SCLK}$	ns min	SCLK High Pulse Width
t ₆	$0.4 t_{SCLK}$	ns min	SCLK Low Pulse Width
t ₇	10	ns min	SCLK Edge to Data Valid Hold Time
t ₈ ⁶	10	ns min	SCLK Falling Edge to SDATA 3-State Enabled
	35	ns max	SCLK Falling Edge to SDATA 3-State Enabled
t _{SLEEP}	20	ns min	Time spent in Power Down

NOTES

 $^{^{6}}t_{8}$ is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t_{8} , quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the bus loading. Specifications subject to change without notice.




Figure 1. AD7457 Serial Interface Timing Diagram

-4- REV. PrA

¹Sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V_{DD}) and timed from a voltage level of 1.6 Volts.

²See Figure 1 and the 'Serial Interface' section.

³Common Mode Voltage.

⁴Mark/Space ratio for the SCLK input is 40/60 to 60/40.

 $^{^5}$ Measured with the load circuit of Figure 2 and defined as the time required for the output to cross 0.8 V or 2.4 V with V_{DD} = 5 V and time for an output to cross 0.4 V or 2.0 V for V_{DD} = 3 V.

AD7457

ABSOLUTE MAXIMUM RATINGS1

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$

V_{DD} to GND $$ 0.3 V to +7 V $$
V_{IN+} to GND $$ –0.3 V to V_{DD} + 0.3 V
$V_{\text{IN-}}$ to GND0.3 V to V_{DD} + 0.3 V
Digital Input Voltage to GND0.3 V to +7 V
Digital Output Voltage to GND0.3 V to V_{DD} + 0.3 V
V_{REF} to GND $\ \ldots \ -0.3\ V$ to V_{DD} +0.3 V
Input Current to Any Pin Except Supplies ² ±10mA
Operating Temperature Range
Commercial (A, B Version)40°C to +85°C
Storage Temperature Range65°C to +150°C
Junction Temperature +150°C
θ_{IA} Thermal Impedance205.9°C/W ($\mu SOIC$)
211.5°C/W (SOT-23)
θ_{IC} Thermal Impedance 43.74°C/W ($\mu SOIC$)
91.99°C/W (SOT-23)
Lead Temperature, Soldering
Vapor Phase (60 secs)+215°C
Infared (15 secs)+220°C
ESD




Figure 2. Load Circuit for Digital Output Timing Specifications

NOTES

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE

Model	Range	Linearity Error (LSB) ¹	Package Option ⁴	Branding Information
AD7457BRT AD7457BRM	-40°C to +85°C -40°C to +85°C	±1 LSB ±1 LSB	RT-8 RM-8	C0D C0D
TBD^2	Evaluation Board	±1 LSB	KWI-0	COD
EVAL-CONTROL BRD2 ³	Controller Board			

NOTES

¹Linearity error here refers to Integral Non-linearity Error.

²This can be used as a stand-alone evaluation board or in conjunction with the EVALUATION BOARD CONTROLLER for evaluation/demonstration purposes.

³EVALUATION BOARD CONTROLLER. This board is a complete unit allowing a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators. To order a complete Evaluation Kit, you will need to order the ADC evaluation board i.e.

TBD, the EVAL-CONTROL BRD2 and a 12V AC transformer. See the TBD technote for more information.

⁴S0 = SOIC; RM = μSOIC

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7457 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. PrA –5–


²Transient currents of up to 100 mA will not cause SCR latch up.

AD7457


PIN FUNCTION DESCRIPTION

Function				
Reference Input for the AD7457. An external 2.5 V reference must be applied to this input. This pin should be decoupled to GND with a capacitor of at least 0.1µF capacitor.				
Non-Inverting Input				
Inverting Input. This pin sets the ground reference point for the V_{IN+} input. Connect to Ground or to a small DC offset to provide a pseudo ground.				
Analog Ground. Ground reference point for all circuitry on the AD7457. All analog input signals and any external reference signal should be referred to this GND voltage.				
Chip Select. This input provides the dual function of powering up the device and initiating a conversion on the AD7457.				
Serial Data. Logic Output. The conversion result from the AD7457 is provided on this output as a serial data stream. The bits are clocked out on the falling edge of the SCLK input. The data stream of the AD7457 consists of four leading zeros followed by the 12 bits of conversion data which is provided MSB first. The output coding is straight (natural) binary.				
Serial Clock. Logic input. SCLK provides the serial clock for accessing data from the part. This clock input is also used as the clock source for the conversion process.				
Power Supply Input. V_{DD} is 2.7 V to 5.25 V. This supply should be decoupled to GND with a $0.1\mu F$ Capacitor and a $10\mu F$ Tantalum Capacitor.				

PIN CONFIGURATION 8-LEAD SOT-23



PIN CONFIGURATION μSOIC



-6- REV. PrA

AD7457

TERMINOLOGY

Signal to (Noise + Distortion) Ratio

This is the measured ratio of signal to (noise + distortion) at the output of the ADC. The signal is the rms amplitude of the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency ($f_s/2$), excluding dc. The ratio is dependent on the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to (noise + distortion) ratio for an ideal N-bit converter with a sine wave input is given by:

Signal to (Noise + Distortion) = (6.02 N + 1.76) dB

Thus for a 12-bit converter, this is 74 dB,

Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the rms sum of harmonics to the fundamental. For the AD7450, it is defined as:

THD (dB) = 20 log
$$\frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1}$$

where V_1 is the rms amplitude of the fundamental and V_2 , V_3 , V_4 , V_5 and V_6 are the rms amplitudes of the second to the sixth harmonics.

Peak Harmonic or Spurious Noise

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to $f_S/2$ and excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs where the harmonics are buried in the noise floor, it will be a noise peak.

Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products at sum and difference frequencies of mfa \pm nfb where m, n = 0, 1, 2, 3, etc. Intermodulation distortion terms are those for which neither m nor n are equal to zero. For example, the second order terms include (fa + fb) and (fa - fb), while the third order terms include (2fa + fb), (2fa - fb), (fa + 2fb) and (fa - 2fb).

The AD7457 is tested using the CCIF standard where two input frequencies near the top end of the input bandwidth are used. In this case, the second order terms are usually distanced in frequency from the original sine waves while the third order terms are usually at a frequency close to the input frequencies. As a result, the second and third order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals expressed in dBs.

Aperture Delay

This is the amount of time from the leading edge of the sampling clock until the ADC actually takes the sample.

Aperture Jitter

This is the sample to sample variation in the effective point in time at which the actual sample is taken.

Full Power Bandwidth

The full power bandwidth of an ADC is that input frequency at which the amplitude of the reconstructed fundamental is reduced by 0.1dB or 3dB for a full scale input.

Integral Nonlinearity (INL)

This is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function.

Differential Nonlinearity (DNL)

This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

Offset Error

This is the deviation of the first code transition (000...000 to 000...001) from the ideal i.e., GND+1LSB.

Gain Error

This is the deviation of the last code transition (111...110 to 111...111) from the ideal i.e., V_{REF} - 1LSB, after the Offset Error has been adjusted out.

Track/Hold Acquisition Time

The track/hold amplifier returns into track mode on the 13th SCLK rising edge (see the "Serial Interface Section").

Power Supply Rejection Ratio (PSRR)

The power supply rejection ratio is defined as the ratio of the power in the ADC output at full-scale frequency, f, to the power of a 200mV p-p sine wave applied to the ADC $V_{\rm DD}$ supply of frequency fs. The frequency of this input varies from 1kHz to 1MHz.

PSRR (dB) = 10 log (Pf/Pfs)

Pf is the power at frequency f in the ADC output; Pfs is the power at frequency fs in the ADC output.

REV. PrA –7–

AD7457

SERIAL INTERFACE

Figure 1 shows a detailed timing diagram for the serial interface of the AD7457. The serial clock provides the conversion clock and also controls the transfer of data from the AD7457 during conversion.

The falling edge of \overline{CS} powers the part up and also puts the track and hold into track. The power up time is 1.4 μ sec minimum and in this time, the device also acquires the analog input signal. \overline{CS} must remain low for the duration of power up. The rising edge of \overline{CS} initiates the conversion process, puts the track and hold into hold mode and takes the serial data bus out of three-state. The conversion will require 16 SCLK cycles to complete.

On the 16th SCLK falling edge, after the time t_8 , the serial data bus will go back into three-state, and the device will automatically enter full power down. It will remain powered down until the next falling edge of \overline{CS} .

If the falling edge of \overline{CS} occurs before the 16 bits of conversion data have been clocked out of the device, the conversion will be aborted, SDATA will go back into three-state and the track and hold will go back into track; thus the part will sample the analog input. On the next rising edge of \overline{CS} , a normal conversion will be initiated and the device will automatically powerdown at the end of the conversion as before.

The conversion result from the AD7457 is provided on the SDATA output as a serial data stream. The bits are clocked out on the falling edge of the SCLK input. The data stream of the AD7457 consists of four leading zeros followed by the 12 bits of conversion data which is provided MSB first. The output coding is straight (natural) binary.

16 serial clock cycles are therefore required to perform a conversion and to access data from the AD7457. A rising edge on $\overline{\text{CS}}$ provides the first leading zero to be read in by the micro-controller or DSP. The remaining data is then clocked out on the subsequent SCLK falling edges beginning with the second leading zero. Thus the first falling clock edge on the serial clock after $\overline{\text{CS}}$ has gone high provides the second leading zero. The final bit in the data transfer is valid on the 16th falling edge, having been clocked out on the previous (15th) falling edge.

-8- REV. PrA