

Low-Cost, 300 MHz Rail-to-Rail Amplifiers

AD8061/AD8062/AD8063

FEATURES

Low Cost

Single (AD8061), Dual (AD8062)

Single with Disable (AD8063)

Rail-to-Rail Output Swing

6 mV V_{os}

High Speed

300 MHz, -3 dB Bandwidth (G = 1)

800 V/ μ s Slew Rate

8.5 nV/ $\sqrt{\text{Hz}}$ @ 5 V

35 ns Settling Time to 0.1% with 1 V Step

Operates on 2.7 V to 8 V Supplies

Input Voltage Range = -0.2 V to +3.2 V with $V_S = 5$

Excellent Video Specs (R_L = 150 Ω , G = 2)

Gain Flatness 0.1 dB to 30 MHz

0.01% Differential Gain Error

0.04° Differential Phase Error

35 ns Overload Recovery

Low Power

6.8 mA/Amplifier Typical Supply Current

AD8063 400 μA when Disabled

Small Packaging

AD8061 Available in SOIC-8 and SOT-23-5

AD8062 Available in SOIC-8 and μ SOIC

AD8063 Available in SOIC-8 and SOT-23-6

APPLICATIONS

Imaging

Photodiode Preamp

Professional Video and Cameras

Hand Sets

DVD/CD

Base Stations

Filters

A-to-D Driver


PRODUCT DESCRIPTION

The AD8061, AD8062, and AD8063 are rail-to-rail output voltage feedback amplifiers offering ease of use and low cost. They have bandwidth and slew rate typically found in current feedback amplifiers. All have a wide input common-mode voltage range and output voltage swing, making them easy to use on single supplies as low as 2.7 V.

Despite being low cost, the AD8061, AD8062, and AD8063 provide excellent overall performance. For video applications their differential gain and phase errors are 0.01% and 0.04° into a 150 Ω load, along with 0.1 dB flatness out to 30 MHz. Additionally, they offer wide bandwidth to 300 MHz along with 800 V/µs slew rate.

REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.




SOIC-8 (R) and µSOIC (RM)


NC = NO CONNECT

NC

-IN 2

SOT-23-5 (RT)





The AD8061, AD8062, and AD8063 offer a typical low power of 6.8 mA/amplifier, while being capable of delivering up to 50 mA of load current. The AD8063 has a power-down disable feature that reduces the supply current to 400 μ A. These features make the AD8063 ideal for portable and battery-powered applications where size and power are critical.




Figure 1. Small Signal Response, $R_F = 0 \Omega$, 50Ω

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2001

$\textbf{AD8061/AD8062/AD8063} \\ \textbf{-SPECIFICATIONS} \text{ ($T_A = 25^{\circ}$C, $V_S = 5$ V, $R_L = 1$ kΩ, $V_0 = 1$ V, and the sum of the sum$

Parameter	Conditions	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE -3 dB Small Signal Bandwidth	$G = 1, V_0 = 0.2 \text{ V p-p}$	150	320		MHz
-3 dB Large Signal Bandwidth Bandwidth for 0.1 dB Flatness Slew Rate	$G = -1, +2, V_O = 0.2 \text{ V p-p}$ $G = 1, V_O = 1 \text{ V p-p}$ $G = 1, V_O = 0.2 \text{ V p-p}$ $G = 1, V_O = 2 \text{ V Step}, R_L = 2 \text{ k}\Omega$ $G = 2, V_O = 2 \text{ V Step}, R_L = 2 \text{ k}\Omega$	500 300	115 280 30 650 500		MHz MHz MHz V/µs V/µs
Settling Time to 0.1%	$G = 2$, $V_0 = 2$ V Step, $R_L = 2$ RS2 $G = 2$, $V_0 = 2$ V Step	300	35		ns
NOISE/DISTORTION PERFORMANCE Total Harmonic Distortion	$f_C = 5 \text{ MHz}, V_O = 2 \text{ V p-p}, R_L = 1 \text{ k}\Omega$ $f_C = 20 \text{ MHz}, V_O = 2 \text{ V p-p}, R_L = 1 \text{ k}\Omega$		-77 -50		dBc dBc
Crosstalk, Output to Output Input Voltage Noise Input Current Noise Differential Gain Error (NTSC) Differential Phase Error (NTSC) Third Order Intercept SFDR	f = 5 MHz, G = 2 V p-p, RL = 1 Ks2 f = 5 MHz, G = 2, AD8062 f = 100 kHz f = 100 kHz $G = 2, R_L = 150 \Omega$ $G = 2, R_L = 150 \Omega$ G = 10 MHz G = 5 MHz		-90 8.5 1.2 0.01 0.04 28 62		dBc nV/√Hz pA/√Hz % Degree dBc dB
DC PERFORMANCE Input Offset Voltage	$ m T_{MIN}$ to $ m T_{MAX}$		1 2	6 6	mV mV
Input Offset Voltage Drift Input Bias Current	$T_{ m MIN}$ to $T_{ m MAX}$		3.5 3.5 4	9 9	μV/°C μΑ μΑ
Input Offset Current Open-Loop Gain	$V_{O} = 0.5 \text{ V to } 4.5 \text{ V}, R_{L} = 150 \Omega$ $V_{O} = 0.5 \text{ V to } 4.5 \text{ V}, R_{L} = 2 \text{ k}\Omega$	68 74	0.3 70 90	4.5	±µA dB dB
INPUT CHARACTERISTICS Input Resistance Input Capacitance Input Common-Mode Voltage Range Common-Mode Rejection Ratio	$V_{CM} = -0.2 \text{ V to } +3.2 \text{ V}$	62	13 1 -0.2 to +3.2 80		MΩ pF V dB
OUTPUT CHARACTERISTICS Output Voltage Swing—Load Resistance Is Terminated at Midsupply Output Current Capacitive Load Drive, V _{OUT} = 0.8 V	$R_{L} = 150 \ \Omega$ $R_{L} = 2 \ k\Omega$ $V_{O} = 0.5 \ V$ to 4.5 V 30% Overshoot: $G = 1$, $R_{S} = 0 \ \Omega$ $G = 2$, $R_{S} = 4.7 \ \Omega$	0.3 0.25 25	0.1 to 4.5 0.1 to 4.9 50 25 300	4.75 4.85	V V mA pF pF
POWER-DOWN DISABLE Turn-On Time Turn-Off Time DISABLE Voltage—Off DISABLE Voltage—On			40 300 2.8 3.2		ns ns V V
POWER SUPPLY Operating Range Quiescent Current per Amplifier Supply Current when Disabled (AD8063 Only)		2.7	5 6.8 0.4	8 9.5	V mA mA
Power Supply Rejection Ratio	$\Delta V_S = 2.7 \text{ V to 5 V}$	72	80		dB

Specifications subject to change without notice.

-2- REV. C

SPECIFICATIONS ($T_A = 25^{\circ}C$, $V_S = 3$ V, $R_L = 1$ k Ω , $V_0 = 1$ V, unless otherwise noted)

$G = 1$, $V_O = 0.2 \text{ V p-p}$ $G = -1$, $+2$, $V_O = 0.2 \text{ V p-p}$ $G = 1$, $V_O = 1 \text{ V p-p}$ $G = 1$, $V_O = 0.2 \text{ V p-p}$ $G = 1$, $V_O = 0.2 \text{ V p-p}$ $G = 1$, $V_O = 1 \text{ V Step}$, $R_L = 2 \text{ k}\Omega$ $G = 2$, $V_O = 1.5 \text{ V Step}$, $R_L = 2 \text{ k}\Omega$ $G = 2$, $V_O = 1 \text{ V Step}$	150 60 190 180	300 115 250 30 280 230		MHz MHz MHz MHz
$G = -1, +2, V_O = 0.2 \text{ V p-p}$ $G = 1, V_O = 1 \text{ V p-p}$ $G = 1, V_O = 0.2 \text{ V p-p}$ $G = 1, V_O = 1 \text{ V Step}, R_L = 2 \text{ k}\Omega$ $G = 2, V_O = 1.5 \text{ V Step}, R_L = 2 \text{ k}\Omega$ $G = 2, V_O = 1 \text{ V Step}$	60 190	115 250 30 280 230		MHz MHz MHz
$G = -1, +2, V_O = 0.2 \text{ V p-p}$ $G = 1, V_O = 1 \text{ V p-p}$ $G = 1, V_O = 0.2 \text{ V p-p}$ $G = 1, V_O = 1 \text{ V Step}, R_L = 2 \text{ k}\Omega$ $G = 2, V_O = 1.5 \text{ V Step}, R_L = 2 \text{ k}\Omega$ $G = 2, V_O = 1 \text{ V Step}$	190	250 30 280 230		MHz MHz
$G = 1$, $V_O = 1$ V p-p $G = 1$, $V_O = 0.2$ V p-p $G = 1$, $V_O = 1$ V Step, $R_L = 2$ k Ω $G = 2$, $V_O = 1.5$ V Step, $R_L = 2$ k Ω $G = 2$, $V_O = 1$ V Step	190	250 30 280 230		MHz MHz
$G = 1$, $V_0 = 0.2 \text{ V p-p}$ $G = 1$, $V_0 = 1 \text{ V Step}$, $R_L = 2 \text{ k}\Omega$ $G = 2$, $V_0 = 1.5 \text{ V Step}$, $R_L = 2 \text{ k}\Omega$ $G = 2$, $V_0 = 1 \text{ V Step}$		280 230		MHz
$G = 1$, $V_0 = 1$ V Step, $R_L = 2 \text{ k}\Omega$ $G = 2$, $V_0 = 1.5$ V Step, $R_L = 2 \text{ k}\Omega$ $G = 2$, $V_0 = 1$ V Step		280 230		
$G = 2$, $V_0 = 1.5$ V Step, $R_L = 2 \text{ k}\Omega$ $G = 2$, $V_0 = 1$ V Step		230		V/µs
$G = 2$, $V_O = 1$ V Step				V/µs
		40		ns
$_{\rm C}$ = 5 MHz, $V_{\rm O}$ = 2 V p-p, $R_{\rm L}$ = 1 k Ω		-60		dBc
		-44		dBc
		-90		dBc
-		8.5		nV/√ Hz
= 100 kHz		1.2		pA/√Hz
		1	6	mV
Sums to Trans				mV
MIN to 1 MAX			•	μV/°C
			8.5	μΑ
C to T				μA
MIN to 1 MAX				μΑ ±μΑ
V = 0.5 V to 2.5 V P = 150 O	66		4.7	dB
	74	90		dB
, ,				
		13		$M\Omega$
				pF
		=		V
$V_{\rm CM} = -0.2 \text{ V to } +1.2 \text{ V}$		80		dB
$R_{\rm r} = 150 \Omega$	0.3	0.1 to 2.87	2.85	V
				V
	***			mA
				pF
$G = 2$, $R_S = 4.7 \Omega$		300		pF
		40		ns
		300		ns
				V
		1.2		V
	2.7		3	V
		6.8	9	mA
				mA
	72	80		dB
	T_{MIN} to T_{MAX} T_{MIN} to T_{MAX} $T_{O} = 0.5$ V to 2.5 V, $R_{L} = 150 \Omega$ $T_{O} = 0.5$ V to 2.5 V, $R_{L} = 2 k\Omega$ $T_{CM} = -0.2$ V to +1.2 V $T_{CM} = 150 \Omega$ $T_{CM} = 150 \Omega$ $T_{CM} = 0.5$ V to 2.5 V $T_{CM} = 0.5$ V to 2.5 V $T_{CM} = 0.5$ V to 2.5 V $T_{CM} = 0.5$ V to 2.5 V	= 5 MHz, G = 2 = 100 kHz = 100 kHz C_{MIN} to T_{MAX} $C_{O} = 0.5$ V to 2.5 V, $R_{L} = 150 \Omega$ $C_{O} = 0.5$ V to 2.5 V, $R_{L} = 2 k\Omega$ $C_{CM} = -0.2$ V to +1.2 V $C_{CM} = -0.2$ V to +1.2 V $C_{CM} = 2 k\Omega$ $C_{CM} = 0.5$ V to 2.5 V $C_{CM} = 0.5$ V to 2.5 V	$ = 5 \text{ MHz, } G = 2 \\ = 100 \text{ kHz} \\ = 1 00 \text{ kHz} \\ = $	$ \begin{array}{c} = 5 \text{ MHz}, G = 2 \\ = 100 \text{ kHz} \\ = 100 \text{ kHz} \\ = 100 \text{ kHz} \\ \end{array} $

Specifications subject to change without notice.

REV. C _3_

$\textbf{AD8061/AD8062/AD8063} \textbf{—SPECIFICATIONS} \ \ \text{$^{(T_A = 25^{\circ}\text{C}, \ V_S = 2.7 \ \text{V}, \ R_L = 1 \ \text{k}\Omega, \ V_0 = 1 \ \text{V}, \ \text{unless otherwise noted})$}$

Parameter	Conditions	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE -3 dB Small Signal Bandwidth Bandwidth for 0.1 dB Flatness Slew Rate Settling Time to 0.1%	$G = 1, V_{O} = 0.2 \text{ V p-p}$ $G = -1, +2, V_{O} = 0.2 \text{ V p-p}$ $G = 1, V_{O} = 1 \text{ V p-p}$ $G = 1, V_{O} = 0.2 \text{ V p-p}, V_{O} \text{ DC} = 1 \text{ V}$ $G = 1, V_{O} = 0.7 \text{ V Step}, R_{L} = 2 \text{ k}\Omega$ $G = 2, V_{O} = 1.5 \text{ V Step}, R_{L} = 2 \text{ k}\Omega$ $G = 2, V_{O} = 1 \text{ V Step}$	150 60 110 95	300 115 230 30 150 130 40		MHz MHz MHz MHz V/µs V/µs
NOISE/DISTORTION PERFORMANCE Total Harmonic Distortion Crosstalk, Output to Output Input Voltage Noise Input Current Noise	$\begin{aligned} f_{C} &= 5 \text{ MHz, } V_{O} = 2 \text{ V p-p, } R_{L} = 1 \text{ k}\Omega \\ f_{C} &= 20 \text{ MHz, } V_{O} = 2 \text{ V p-p, } R_{L} = 1 \text{ k}\Omega \\ f &= 5 \text{ MHz, } G = 2 \\ f &= 100 \text{ kHz} \\ f &= 100 \text{ kHz} \end{aligned}$		-60 -44 -90 8.5 1.2		dBc dBc dBc nV/√ Hz pA/√ Hz
DC PERFORMANCE Input Offset Voltage Input Offset Voltage Drift Input Bias Current Input Offset Current Open-Loop Gain	T_{MIN} to T_{MAX} T_{MIN} to T_{MAX} $V_{O} = 0.5 \text{ V to } 2.2 \text{ V}, R_{L} = 150 \Omega$ $V_{O} = 0.5 \text{ V to } 2.2 \text{ V}, R_{L} = 2 \text{ k}\Omega$	63 74	1 2 3.5 3.5 4 0.3 70 90	6 6 8.5 4.5	mV mV μV/°C μA μA ±μA dB
INPUT CHARACTERISTICS Input Resistance Input Capacitance Input Common-Mode Voltage Range Common-Mode Rejection Ratio	$V_{CM} = -0.2 \text{ V to } +0.9 \text{ V}$		13 1 -0.2 to +0.9 80		MΩ pF V dB
OUTPUT CHARACTERISTICS Output Voltage Swing Output Current Capacitive Load Drive, V _{OUT} = 0.8 V	$R_{L} = 150 \ \Omega$ $R_{L} = 2 \ k\Omega$ $V_{O} = 0.5 \ V$ to 2.2 V 30% Overshoot: $G = 1$, $R_{S} = 0 \ \Omega$, $G = 2$, $R_{S} = 4.7 \ \Omega$	0.3 0.25 300	0.1 to 2.55 0.1 to 2.6 25 25	2.55 2.6	V V mA pF pF
POWER-DOWN DISABLE Turn-On Time Turn-Off Time DISABLE Voltage—Off DISABLE Voltage—On			40 300 0.5 0.9		ns ns V
POWER SUPPLY Operating Range Quiescent Current per Amplifier Supply Current when Disabled (AD8063 Only)		2.7	6.8 0.4	8 8.5	V mA mA

Specifications subject to change without notice.

-4- REV. C

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage 8 V
Internal Power Dissipation ²
Plastic Package (N)
Small Outline Package (R) 0.8 W
SOT-23-5 Package
SOT-23-6 Package
μSOIC Package
Input Voltage (Common-Mode) $(-V_S - 0.2 \text{ V})$ to $(+V_S - 1.8 \text{ V})$
Differential Input Voltage ±V _S
Output Short Circuit Duration
Observe Power Derating Curves
Storage Temperature Range R, RM, SOT-23-5,
SOT-23-665°C to +125°C
Operating Temperature Range40°C to +85°C
Lead Temperature Range (Soldering 10 sec) 300°C

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²Specification is for device in free air:

8-Lead SOIC Package: $\theta_{JA} = 160^{\circ}\text{C/W}; \ \theta_{JC} = 56^{\circ}\text{C/W}$ 5-Lead SOT-23-5 Package: $\theta_{JA} = 240^{\circ}\text{C/W}; \ \theta_{JC} = 92^{\circ}\text{C/W}$ 6-Lead SOT-23-6 Package: $\theta_{JA} = 230^{\circ}\text{C/W}; \ \theta_{JC} = 92^{\circ}\text{C/W}$ 8-Lead μ SOIC Package: $\theta_{JA} = 200^{\circ}\text{C/W}; \ \theta_{JC} = 44^{\circ}\text{C/W}.$

MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD806x is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately 150°C. Temporarily exceeding this limit may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of 175°C for an extended period can result in device failure. While the AD806x is internally short circuit protected, this may not be sufficient to guarantee that the maximum junction temperature (150°C) is not exceeded under all conditions.

To ensure proper operation, it is necessary to observe the maximum power derating curves.




Figure 2. Plot of Maximum Power Dissipation vs. Temperature for AD8061/AD8062/AD8063

ORDERING GUIDE

	Temperature	Package	Package	Branding
Model	Range	Description	Option	Information
AD8061AR	–40°C to +85°C	8-Lead SOIC	SO-8	
AD8061AR-REEL	−40°C to +85°C	8-Lead SOIC	13-Inch Tape and Reel	
AD8061AR-REEL7	−40°C to +85°C	8-Lead SOIC	7-Inch Tape and Reel	
AD8061ART-REEL	−40°C to +85°C	5-Lead SOT-23	RT-5, 13-Inch Tape and Reel	HGA
AD8061ART-REEL7	−40°C to +85°C	5-Lead SOT-23	RT-5, 7-Inch Tape and Reel	HGA
AD8062AR	−40°C to +85°C	8-Lead SOIC	SO-8	
AD8062AR-REEL	−40°C to +85°C	8-Lead SOIC	13-Inch Tape and Reel	
AD8062AR-REEL7	−40°C to +85°C	8-Lead SOIC	7-Inch Tape and Reel	
AD8062ARM	−40°C to +85°C	8-Lead μSOIC	RM-8	HCA
AD8062ARM-REEL	−40°C to +85°C	8-Lead μSOIC	13-Inch Tape and Reel	HCA
AD8062ARM-REEL7	−40°C to +85°C	8-Lead µSOIC	7-Inch Tape and Reel	HCA
AD8063AR	−40°C to +85°C	8-Lead SOIC	SO-8	
AD8063AR-REEL	−40°C to +85°C	8-Lead SOIC	13-Inch Tape and Reel	
AD8063AR-REEL7	−40°C to +85°C	8-Lead SOIC	7-Inch Tape and Reel	
AD8063ART-REEL	−40°C to +85°C	6-Lead SOT-23	RT-6, 13-Inch Tape and Reel	HHA
AD8063ART-REEL7	–40°C to +85°C	6-Lead SOT-23	RT-6, 7-Inch Tape and Reel	HHA


CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8061/AD8062/AD8063 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.





REV. C _5_

AD8061/AD8062/AD8063—Typical Performance Characteristics




TPC 1. Output Saturation Voltage vs. Load Current







TPC 2. I_{SUPPLY} vs. V_{SUPPLY}



TPC 5. Large Signal Frequency Response




TPC 3. Small Signal Response, $R_F = 0 \Omega$, 50Ω




TPC 6. Small Signal Frequency Response


-6- REV. C




TPC 7. Large Signal Frequency Response




TPC 8. 0.1 dB Flatness




TPC 9. AD8062 Open-Loop Gain and Phase vs. Frequency, V_S = 5 V, R_L = 1 $k\Omega$



TPC 10. Harmonic Distortion for a 1 V p-p Signal vs. Input Signal DC Bias




TPC 11. Harmonic Distortion for a 1 V p-p Output Signal vs. Input Signal DC Bias




TPC 12. Harmonic Distortion vs. Output Signal DC Bias


REV. C __7_




TPC 13. Harmonic Distortion vs. Output Signal Amplitude




TPC 14. Harmonic Distortion vs. Frequency




TPC 15. 400 mV Pulse Response



TPC 16. Differential Gain and Phase Error, G=2, NTSC Input Signal, $R_L=1~k\Omega$, $V_S=5~V$




TPC 17. Differential Gain and Phase Error, G=2, NTSC Input Signal, $R_L=150\,\Omega$, $V_S=5\,V$




TPC 18. Slew Rate vs. Output Step Amplitude


8 REV. C




TPC 19. Slew Rate vs. Output Step Amplitude, G=2, $R_{\rm L}=1~{\rm k}\Omega$, $V_{\rm S}=5~{\rm V}$




TPC 22. Input Overload Recovery, Input Step = 0 V to 2 V




TPC 20. Voltage Noise vs. Frequency



TPC 23. Output Overload Recovery, Input Step = 0 V to 1 V




TPC 21. Current Noise vs. Frequency




TPC 24. CMRR vs. Frequency


REV. C _9_




TPC 25. ±PSRR vs. Frequency Delta




TPC 26. AD8062 Crosstalk, V_{OUT} = 2.0 V p-p, R_L = 1 k Ω , G = 2, V_S = 5 V




TPC 27. Disabled Output Isolation Frequency Response



TPC 28. DISABLE Voltage vs. Supply Current




TPC 29. DISABLE Function, Voltage = 0 V to 5 V




TPC 30. Output Impedance vs. Frequency, V_{OUT} = 0.2 V p-p, R_L = 1 $k\Omega$, V_S = 5 V


-10- REV. C




TPC 31. Output Settling Time to 0.1%




TPC 32. Settling Time vs. V_{OUT}




TPC 33. Output Swing



TPC 34. 1 V Step Response




TPC 35. 100 mV Step Response




TPC 36. Output Rail-to-Rail Swing

REV. C –11–



TPC 37. 200 mV Step Response



TPC 38. 2 V Step Response

CIRCUIT DESCRIPTION

The AD8061/AD8062/AD8063 family are very high-speed voltage feedback op amps. The high slew rate input stage is a true single-supply topology, capable of sensing signals at or below the minus supply rail. The rail-to-rail output stage can pull within 30 mV of either supply rail when driving light loads and within 0.3 V when driving 150 Ω . High-speed performance is maintained at supply voltages as low as 2.7 V.

Headroom Considerations

These amplifiers are designed for use in low-voltage systems. To obtain optimum performance, it is useful to understand the behavior of the amplifier as input and output signals approach the amplifier's headroom limits.

The AD806x's input common-mode voltage range extends from the negative supply voltage (actually 200 mV below this), or "ground" for single supply operation, to within 1.8 V of the positive supply voltage. Thus, at a gain of 2, the AD806x can provide full "rail-to-rail" output swing for supply voltage as low as 3.6 V, assuming the input signal swing from $-V_S$ (or ground) to $+V_S/2$. At a gain of 3, the AD806x can provide a rail-to-rail output range down to 2.7 V total supply voltage.

Exceeding the headroom limit is not a concern for any inverting gain on any supply voltage, as long as the reference voltage at the amplifier's positive input lies within the amplifier's input common-mode range.

The input stage will be the headroom limit for signals when the amplifier is used in a gain of 1 for signals approaching the positive rail. Figure 3 shows a typical offset voltage versus input common-mode voltage for the AD806x amplifier on a 5 V supply. Accurate dc performance is maintained from about 200 mV below the minus supply to within 1.8 V of the positive supply. For high-speed signals, however, there are other considerations. Figure 4 shows –3 dB bandwidth versus dc input




Figure 3. V_{OS} vs. Common-Mode Voltage, $V_S = 5 V$




Figure 4. Unity Gain Follower Bandwidth vs. Input Common Mode, $V_S = 5 V$

voltage for a unity gain follower. As the common-mode voltage approaches the positive supply, the amplifier holds together well, but the bandwidth begins to drop at 1.9 V within $\pm V_S$.

This can manifest itself in increased distortion or settling time. TPC 10 plots the distortion of a 1 V p-p signal with the AD806x amplifier used as a follower on a 5 V supply versus signal common-mode voltage. Distortion performance is maintained until the input signal center voltage gets beyond 2.5 V, as the peak of the input sine wave begins to run into the upper common-mode voltage limit. Higher frequency signals require more headroom than the lower frequencies to maintain distortion performance. Figure 5 illustrates how the rising edge settling time for the amplifier configured as a unity gain follower stretches out as the top of a 1 V step input approaches and exceeds the specified input common-mode voltage limit.

12 REV. C

For signals approaching the minus supply and inverting gain and high positive gain configurations, the headroom limit will be the output stage. The AD806x amplifiers use a common emitter style output stage. This output stage maximizes the available output range, limited by the saturation voltage of the output transistors. The saturation voltage increases with the drive current the output transistor is required to supply, due to the output transistors' collector resistance. The saturation voltage can be estimated using the equation $V_{SAT} = 25 \text{ mV} + I_O \times 8 \Omega$, where I_O is the output current, and 8 Ω is a typical value for the output transistors' collector resistance.




Figure 5. Output Rising Edge for 1 V Step at Input Headroom Limits, G = 1, $V_S = 5 V$, 0 V

As the saturation point of the output stage is approached, the output signal will show increasing amounts of compression and clipping. As in the input headroom case, the higher frequency signals require a bit more headroom than the lower frequency signals. TPCs 11, 12, and 13 illustrate the point, plotting typical distortion versus output amplitude and bias for gains of 2 and 5.

Overload Behavior and Recovery

Inbut

The specified input common-mode voltage of the AD806x is -200 mV below the negative supply to within 1.8 V of the positive supply. Exceeding the top limit results in lower bandwidth and increased settling time as seen in Figures 4 and 5. Pushing the input voltage of a unity gain follower beyond 1.6 V within the positive supply leads to the behavior shown in Figure 6—an increasing amount of output error as well as much increased settling time. Recovery time from input voltages 1.6 V or closer to the positive supply is about 35 ns, which is limited by the settling artifacts caused by transistors in the input stage coming out of saturation.

The AD806x family does not exhibit phase reversal, even for input voltages beyond the voltage supply rails. Going more than 0.6 V beyond the power supplies will turn on protection diodes at the input stage, which will greatly increase the device's current draw.




Figure 6. Pulse Response for G = 1 Follower, Input Step Overloading the Input Stage

Output

Output overload recovery is typically within 40 ns after the amplifier's input is brought to a nonoverloading value. Figure 7 shows output recovery transients for the amplifier recovering from a saturated output from the top and bottom supplies to a point at midsupply.




Figure 7. Overload Recovery, G = -1, $V_S = 5$ V

CAPACITIVE LOAD DRIVE

The AD806x family is optimized for bandwidth and speed, not for driving capacitive loads. Output capacitance will create a pole in the amplifier's feedback path, leading to excessive peaking and potential oscillation. If dealing with load capacitance is a requirement of the application, the two strategies to consider are (1) using a small resistor in series with the amplifier's output and the load capacitance and (2) reducing the bandwidth of the amplifier's feedback loop by increasing the overall noise gain.

REV. C -13-

Figure 8 shows a unity gain follower using the series resistor strategy. The resistor isolates the output from the capacitance and, more importantly, creates a zero in the feedback path that compensates for the pole created by the output capacitance.




Figure 8. Series Resistor Isolating Capacitive Load

Voltage feedback amplifiers like those in AD806x family will be able to drive more capacitive load without excessive peaking when used in higher-gain configurations. This is because the increased noise gain reduces the bandwidth of the overall feedback loop. Figure 9 plots the capacitance that produces 30% overshoot versus noise gain for a typical amplifier.




Figure 9. Capacitive Load vs. Closed-Loop Gain

DISABLE OPERATION

The internal circuit for the AD8063 disable function is shown in Figure 10. When the $\overline{DISABLE}$ node is pulled below 2 V from the positive supply, the supply current will decrease from typically 6.5 mA to under 400 μA , and the AD8063 output will enter a high impedance state. If the $\overline{DISABLE}$ node is not connected, and thus is allowed to float, the AD8063 will stay biased at full power.




Figure 10. Disable Circuit of the AD8063

TPC 28 shows AD8063 supply current versus $\overline{DISABLE}$ voltage. TPC 29 plots the output seen when the AD8063 input is driven with a 10 MHz sine wave, and the $\overline{DISABLE}$ is toggled from 0 V to 5 V, illustrating the part's turn-on and turn-off time. TPC 27 shows the input/output isolation response with the AD8063 shut off.

BOARD LAYOUT CONSIDERATIONS

Maintaining the high-speed performance of the AD806x family requires the use of high-speed board layout techniques and low parasitic components.

The PCB should have a ground plane covering unused portions of the component side of the board to provide a low impedance path. The ground plane should be removed near the package to reduce parasitic capacitance.

Proper bypassing is critical. A ceramic 0.1 μ F chip capacitor should be used to bypass both supplies, and be located within 3 mm of each power pin. An additional 4.7 μ F to 10 μ F tantalum electrolytic capacitor should be connected in parallel to provide charge for fast, large signal changes at the output.

Minimizing parasitic capacitance at the amplifier's inverting input pin is very important. The feedback resistor should be located close to the inverting input pin. The value of the feedback resistor may come into play—for instance, 1 k Ω interacting with 1 pF of parasitic capacitance creates a pole at 159 MHz.

Stripline design techniques should be used for signal traces longer than 25 mm. These should be designed with either 50 Ω or 75 Ω characteristic impedance and be properly terminated at each end.

APPLICATIONS

Single Supply Sync Stripper

When a video signal contains synchronization pulses, it is sometimes desirable to remove them prior to performing certain operations. In the case of A-to-D conversion, the sync pulses will consume some of the dynamic range, so removing them will increase the converter's available dynamic range for the video information.

Figure 11 shows a basic circuit for creating a sync stripper using the AD8061 powered by a single supply. When the negative supply is at ground potential, the lowest potential to which the output can go is ground. This feature is exploited to create a waveform whose lowest amplitude is the black level of the video and does not include the sync level.




Figure 11. Single 3 V Sync Stripper Using AD8061

In this case, the input video signal has its black level at ground, so it comes out at ground at the input. Since the sync level is below the black level, it will not show up at the output. However, all of the active video portion of the waveform will be amplified by a gain of two and then be normalized to unity gain by the back-terminated transmission line. Figure 12 is an oscilloscope plot of the input and output waveforms.

–14– REV. C




Figure 12. Input and Output Waveforms for a Single Supply Video Sync Stripper Using an AD8061

Some video signals with sync are derived from single supply devices, such as video DACs. These signals can contain sync, but the whole waveform is positive, and the black level is not at ground but at some positive voltage. The circuit can be modified to provide the sync stripping function for such a waveform. Instead of connecting RG to ground, it should be connected to a dc voltage that is two times the black level of the input signal. The gain from the +input to the output is two, which means that the black level will be amplified by two to the output. However, the gain through RG is –unity to the output. It will take a dc level of twice the input black level to shift the black level to ground at the output. When this occurs, the sync will be stripped, and the active video will be passed as in the ground referenced case.




Figure 13. RGB Cable Driver Using AD8061 and AD8062

RGB Amplifier

Most RGB graphics signals are created by video-DAC outputs that drive a current through a resistor to ground. At the video black level, the current goes to zero, and thus the voltage of the video is also zero. Before the availability of high-speed rail-to-rail op amps, it was essential that an amplifier have a negative supply to amplify such a signal. Such an amplifier is necessary if one wants to drive a second monitor with from the same DAC outputs.

However, high-speed, rail-to-rail output amplifiers like the AD8061 and AD8062 can accept ground level input signals and output ground level signals and thus be used as RGB signal amplifiers. A combination of the AD8061 (single) and AD8062 (dual) can amplify the three video channels of an RGB system. Figure 13 shows a circuit that performs this function.

Multiplexer

The AD8063 has a disable pin that can be used to power down the amplifier to save power, or can be used to create a mux circuit. If two (or more) AD8063 outputs are connected together and only one is enabled, then only the signal of the enabled amplifier will appear at the output. This configuration can be used to select from various input-signal sources. Additionally, the same input signal can be applied to different gain stages or differently tuned filters to make a gain-step amplifier or a selectable-frequency amplifier.

Figure 14 shows a schematic of two AD8063s used to create a mux that selects between two inputs. One of these is a 1 V p-p, 3 MHz sine wave and the other is a 2 V p-p, 1 MHz sine wave.




Figure 14. Two-to-One Multiplexer Using Two AD8063s

REV. C –15–

The SELECT signal and the output waveforms for this circuit are shown in Figure 15. For synchronization clarity, two different frequency synthesizers whose time bases are locked to each other generate the signals.





Figure 15. AD8063 Mux Output

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



AD8061/AD8062/AD8063—Revision History

0.003 (0.08)

0.000 (0.00)

Location Page Data Sheet changed from REV. B to REV. C. Replaced TPC 9 with new graph

-16-

0.014 (0.35)

REV. C