

# High Performance, 145 MHz Fast FET™ Op Amps

# AD8065/AD8066\*

**FEATURES** 

**FET Input Amplifier** 

1 pA Input Bias Current

**Low Cost** 

**High Speed** 

145 MHz, -3 dB Bandwidth (G = +1)

180 V/ $\mu$ s Slew Rate (G = +2)

**Low Noise** 

7 nV/ $\sqrt{\text{Hz}}$  (f = 10 kHz)

 $0.6 \text{ fA}/\sqrt{\text{Hz}} \text{ (f = 10 kHz)}$ 

Wide Supply Voltage Range

5 V to 24 V

Single-Supply and Rail-to-Rail Output

Low Offset Voltage 1.5 mV Max

**High Common-Mode Rejection Ratio** 

-100 dB

**Excellent Distortion Specifications** 

SFDR -88 dB @ 1 MHz

**Low Power** 

6.4 mA/Amplifier Typical Supply Current

No Phase Reversal

**Small Packaging** 

SOIC-8, SOT-23-5, and MSOP

**APPLICATIONS** 

Instrumentation

**Photodiode Preamp** 

**Filters** 

A/D Driver

**Level Shifting** 

**Buffering** 

#### **GENERAL DESCRIPTION**

The AD8065/AD8066 Fast FET amplifiers are voltage feedback amplifiers with FET inputs offering very high performance and ease of use. The AD8065 is a single amplifier and the AD8066 is a dual amplifier. The Fast FET amplifiers in ADI's proprietary XFCB process allow exceptionally low noise operation (7.0 nV/Mz) and 0.6 fA/Mz) as well as very high input impedance.

With a wide supply voltage range from 5 V to 24 V, the ability to operate on single supplies, and a bandwidth of 145 MHz, the AD8065/AD8066 are designed to work in a variety of applications. For added versatility, the amplifiers also contain rail-to-rail outputs.

\*Protected by U.S. Patent No. 6,262,633

#### REV. B


Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

### **CONNECTION DIAGRAMS**

SOIC-8 (R) SOT-23-5 (RT)

V<sub>OUT1</sub> 1 AD8066 (Top View) 8 +Vs -Vs 2 +IN1 3 TOP VIEW (Not to Scale)

SOIC-8 (R) and MSOP (RM)



Despite being low cost, the amplifiers provide excellent overall performance. The differential gain and phase errors of 0.02% and  $0.02^\circ$ , respectively, along with 0.1 dB flatness out to 7 MHz, make these amplifiers ideal for video applications. Additionally, they offer a high slew rate of 180 V/ $\mu$ s, excellent distortion (SFDR –88 dB @ 1 MHz), extremely high common-mode rejection of –100 dB, and a low input offset voltage of 1.5 mV max under warmed up conditions. The AD8065/AD8066 operate using only a 6.4 mA/amplifier typical supply current, while they are capable of delivering up to 30 mA of load current.

The AD8065/AD8066 are high performance, high speed, FET input amplifiers available in small packages: SOIC-8, MSOP, and SOT-23-5. They are rated to work over the industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.




Figure 1. Small Signal Frequency Response

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 www.analog.com
Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.

# $\label{eq:continuous_section} \textbf{AD8065/AD8066-SPECIFICATIONS} \ (@\ \textbf{T}_A = 25^{\circ}\textbf{C},\ \textbf{V}_S = \pm 5\ \textbf{V},\ \textbf{R}_L = 1\ \textbf{k}\Omega,\ \text{unless otherwise noted.})$

Parameter	Conditions	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE					
−3 dB Bandwidth	$G = +1, V_O = 0.2 \text{ V p-p (AD8065)}$	100	145		MHz
	$G = +1, V_0 = 0.2 \text{ V p-p (AD8066)}$	100	120		MHz
	$G = +2$ , $V_0 = 0.2 \text{ V p-p}$		50		MHz
	$G = +2, V_0 = 2 V p-p$		42		MHz
Bandwidth for 0.1 dB Flatness	$G = +2, V_O = 0.2 \text{ V p-p}$		7		MHz
Input Overdrive Recovery Time	G = +1, -5.5  V to  +5.5  V		175		ns
Output Recovery Time	G = -1, -5.5  V to $+5.5  V$		170		ns
Slew Rate	$G = +2$ , $V_O = 4$ V Step	130	180		V/µs
Settling Time to 0.1%	$G = +2, V_0 = 2 \text{ V Step}$	130	55		ns
Setting Time to 6.17,0	$G = +2, V_0 = 8 \text{ V Step}$		205		ns
IOISE/HARMONIC PERFORMANCE	7 0 1				
SFDR	$f_C = 1 \text{ MHz}, G = +2, V_O = 2 \text{ V p-p}$		-88		dBc
of BR	$f_C = 5 \text{ MHz}, G = +2, V_O = 2 \text{ V p-p}$		-67		dBc
	$fc = 1 \text{ MHz}, G = +2, V_0 = 8 \text{ V p-p}$		-73		dBc
Third Order Intercept	$f_{C} = 10 \text{ MHz}, G = 12, V_{O} = 8 \text{ V p-p}$ $f_{C} = 10 \text{ MHz}, R_{L} = 100 \Omega$		24		dBm
Input Voltage Noise	f = 10  kHz		7		$nV/\sqrt{H}$
Input Current Noise	f = 10  kHz f = 10  kHz		0.6		$fA/\sqrt{Hz}$
Differential Gain Error					1A/ \n2
Differential Gain Error Differential Phase Error	NTSC, $G = +2$ , $R_L = 150 \Omega$		0.02		
	NTSC, G = +2, $R_L$ = 150 $\Omega$		0.02		Degree
OC PERFORMANCE	W - AW SOLO D 1		0.4	1.5	3.7
Input Offset Voltage	$V_{CM} = 0 \text{ V}$ , SOIC Package		0.4	1.5	mV
Input Offset Voltage Drift			1	17	μV/°C
Input Bias Current	SOIC Package		2	6	pΑ
	$T_{ m MIN}$ to $T_{ m MAX}$		25		pA
Input Offset Current			1	10	pA
	$T_{ m MIN}$ to $T_{ m MAX}$		1		pA
Open-Loop Gain	$V_O = \pm 3 \text{ V}, R_L = 1 \text{ k}\Omega$	100	113		dB
NPUT CHARACTERISTICS					
Common-Mode Input Impedance			1000  2.1		GΩ∥pF
Differential Input Impedance			1000  4.5		GΩ  pF
Input Common-Mode Voltage Range					
FET Input Range		-5 to $+1.7$	-5.0 to $+2.4$		V
Usable Range	See Theory of Operation section		-5.0 to $+5.0$		V
Common-Mode Rejection Ratio	$V_{CM} = -1 V \text{ to } +1 V$	-85	-100		dB
	$V_{CM} = -1 \text{ V to } +1 \text{ V (SOT-23)}$	-82	-91		dB
OUTPUT CHARACTERISTICS					
Output Voltage Swing	$R_{\rm L} = 1 \text{ k}\Omega$	-4.88 to +4.90	-4.94 to $+4.95$		V
	$R_L = 150 \Omega$		-4.8 to $+4.7$		V
Output Current	$V_0 = 9 \text{ V p-p}$				
1	$SFDR \ge -60 \text{ dBc}, f = 500 \text{ kHz}$		35		mA
Short Circuit Current			90		mA
Capacitive Load Drive	30% Overshoot $G = +1$		20		pF
POWER SUPPLY					-
Operating Range		5		24	V
Quiescent Current per Amplifier			6.4	7.2	mA
Power Supply Rejection Ratio	±PSRR	-85	-100	1.2	dB
Tower Supply Rejection Ratio	1 5 KK	ر ن	-100		uD

-2- REV. B

# $\label{eq:special_special} \textbf{SPECIFICATIONS} \ \ (@T_A = 25^{\circ}\text{C}, \ V_S = \pm 12 \ \text{V}, \ R_L = 1 \ \text{k}\Omega, \ \text{unless otherwise noted.})$

Parameter	Conditions	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE					
−3 dB Bandwidth	$G = +1, V_O = 0.2 \text{ V p-p (AD8065)}$	100	145		MHz
	$G = +1, V_0 = 0.2 \text{ V p-p (AD8066)}$	100	115		MHz
	$G = +2, V_0 = 0.2 \text{ V p-p}$		50		MHz
	$G = +2, V_0 = 2 V p-p$		40		MHz
Bandwidth for 0.1 dB Flatness	$G = +2, V_0 = 0.2 \text{ V p-p}$		7		MHz
Input Overdrive Recovery	G = +1, -12.5  V to  +12.5  V		175		ns
Output Overdrive Recovery	G = -1, -12.5  V to  +12.5  V		170		ns
Slew Rate	$G = +2$ , $V_O = 4$ V Step	130	180		V/µs
Settling Time to 0.1%	$G = +2, V_0 = 2 \text{ V Step}$		55		ns
5	$G = +2, V_O = 10 \text{ V Step}$		250		ns
NOISE/HARMONIC PERFORMANCE					
SFDR	$f_C = 1 \text{ MHz}, G = +2, V_O = 2 \text{ V p-p}$		-100		dBc
	$f_C = 5 \text{ MHz}, G = +2, V_O = 2 \text{ V p-p}$		-67		dBc
	fc = 1 MHz, $G = +2$ , $V_0 = 10 \text{ V p-p}$		-85		dBc
Third Order Intercept	$f_C = 10 \text{ MHz}, R_L = 100 \Omega$		24		dBm
Input Voltage Noise	f = 10 kHz		7		nV/√ <del>Hz</del>
Input Current Noise	f = 10  kHz		1		fA/√ <del>Hz</del>
Differential Gain Error	NTSC, G = +2, $R_L$ = 150 Ω		0.04		%
Differential Phase Error	NTSC, $G = +2$ , $R_L = 150 Ω$		0.03		Degree
DC PERFORMANCE					
Input Offset Voltage	V <sub>CM</sub> = 0 V, SOIC Package		0.4	1.5	mV
Input Offset Voltage Drift	, CM c v, c c c c c c c c c c c c c c c c c		1	17	μV/°C
Input Bias Current	SOIC Package		3	7	pΑ
<b></b>	$T_{MIN}$ to $T_{MAX}$		25	-	pA
Input Offset Current	- WIIIV - WIAX		2	10	pA
•	$T_{MIN}$ to $T_{MAX}$		2		pA
Open-Loop Gain	$V_0 = \pm 10 \text{ V}, R_L = 1 \text{ k}\Omega$	103	114		dB
INPUT CHARACTERISTICS					
Common-Mode Input Impedance			1000  2.1		GΩ pF
Differential Input Impedance			1000  4.5		GΩpF
Input Common-Mode Voltage Range			"		
FET Input Range		-12 to $+8.5$	-12.0 to +9.5		V
Usable Range	See Theory of Operation section		-12.0 to +12.0		V
Common-Mode Rejection Ratio	$V_{CM} = -1 \text{ V to } +1 \text{ V}$	-85	-100		dB
,	$V_{CM} = -1 \text{ V to } +1 \text{ V (SOT-23)}$	-82	-91		dB
OUTPUT CHARACTERISTICS					
Output Voltage Swing	$R_{L} = 1 \text{ k}\Omega$	-11.8 to $+11$ .	8-11.9 to +11.9		V
	$R_L = 350 \Omega$		-11.25 to +11.5	5	V
Output Current	$V_0 = 22 \text{ V p-p},$				
<u> </u>	$SFDR \ge -60 \text{ dBc}, f = 500 \text{ kHz}$		30		mA
Short Circuit Current			120		mA
Capacitive Load Drive	30% Overshoot G = +1		25		pF
POWER SUPPLY					
Operating Range		5		24	V
			6.6	7.4	mA
Quiescent Current per Amplifier			0.0	1.4	111173

REV. B -3-

# $\textbf{AD8065/AD8066-SPECIFICATIONS} \ (@\ \textbf{T}_A = 25^{\circ}\textbf{C},\ \textbf{V}_S = 5\ \textbf{V},\ \textbf{R}_L = 1\ \textbf{k}\Omega\ \text{to 1.5}\ \textbf{V},\ \text{unless otherwise noted.})$

Parameter	Conditions	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE  -3 dB Bandwidth	$G = +1, V_O = 0.2 \text{ V p-p (AD8065)}$ $G = +1, V_O = 0.2 \text{ V p-p (AD8066)}$ $G = +2, V_O = 0.2 \text{ V p-p}$ $G = +2, V_O = 2 \text{ V p-p}$	125 110	155 130 50 43		MHz MHz MHz MHz
Bandwidth for 0.1 dB Flatness Input Overdrive Recovery Time Output Recovery Time Slew Rate Settling Time to 0.1%	$G = +2$ , $V_0 = 0.2$ V p-p G = +1, $-0.5$ V to $+5.5$ V G = -1, $-0.5$ V to $+5.5$ V $G = +2$ , $V_0 = 2$ V Step $G = +2$ , $V_0 = 2$ V Step	105	6 175 170 160 60		MHz ns ns V/μs ns
NOISE/HARMONIC PERFORMANCE SFDR  Third Order Intercept Input Voltage Noise Input Current Noise Differential Gain Error Differential Phase Error	$\begin{split} f_C &= 1 \text{ MHz, } G = +2, V_O = 2 \text{ V p-p} \\ f_C &= 5 \text{ MHz, } G = +2, V_O = 2 \text{ V p-p} \\ f_C &= 10 \text{ MHz, } R_L = 100\Omega \\ f &= 10 \text{ kHz} \\ f &= 10 \text{ kHz} \\ \text{NTSC, } G &= +2, R_L = 150 \Omega \\ \text{NTSC, } G &= +2, R_L = 150 \Omega \end{split}$		-65 -50 22 7 0.6 0.13 0.16		dBc dBc dBm nV/√Hz fA/√Hz % Degree
DC PERFORMANCE Input Offset Voltage Input Offset Voltage Drift Input Bias Current Input Offset Current Open-Loop Gain	$V_{CM}$ = 1.0 V, SOIC Package SOIC Package $T_{MIN}$ to $T_{MAX}$ $T_{MIN}$ to $T_{MAX}$ $V_{O}$ = 1 V to 4 V (AD8065)	100	0.4 1 1 25 1 1 113	1.5 17 5	mV μV/°C pA pA pA pA dB
INPUT CHARACTERISTICS Common-Mode Input Impedance Differential Input Impedance Input Common-Mode Voltage Range FET Input Range Usable Range Common-Mode Rejection Ratio	See Theory of Operation section $V_{CM} = 1 \text{ V to 4 V (AD8066)}$ $V_{CM} = 1 \text{ V to 4 V}$ $V_{CM} = 1 \text{ V to 2 V (SOT-23)}$	90 0 to 1.7 -74 -78	1000 2.1 1000 4.5 0 to 2.4 0 to 5.0 -100 -91		dB  GΩ pF GΩ pF V V dB dB
OUTPUT CHARACTERISTICS Output Voltage Swing Output Current Short Circuit Current Capacitive Load Drive	$R_L = 1 \text{ k}\Omega$ $R_L = 150 \Omega$ $V_O = 4 \text{ V p-p}$ , $SFDR \ge -60 \text{ dBc}$ , $f = 500 \text{ kHz}$ 30%  Overshoot  G = +1	0.1 to 4.85	0.03 to 4.95 0.07 to 4.83 35 75 5		V V mA mA pF
POWER SUPPLY Operating Range Quiescent Current per Amplifier Power Supply Rejection Ratio	±PSRR	5 5.8 -78	6.4 -100	24 7.0	V mA dB

### **ABSOLUTE MAXIMUM RATINGS\***

Supply Voltage
Power Dissipation See Figure 2
Common-Mode Input Voltage $V_{EE} - 0.5 \text{ V}$ to $V_{CC} + 0.5 \text{ V}$
Differential Input Voltage 1.8 V
Storage Temperature65°C to +125°C
Operating Temperature Range40°C to +85°C
Lead Temperature Range (Soldering 10 sec) 300°C

<sup>\*</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### MAXIMUM POWER DISSIPATION

The maximum safe power dissipation in the AD8065/AD8066 packages is limited by the associated rise in junction temperature ( $T_J$ ) on the die. The plastic encapsulating the die will locally reach the junction temperature. At approximately 150°C, which is the glass transition temperature, the plastic will change its properties. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the AD8065/AD8066. Exceeding a junction temperature of 175°C for an extended period of time can result in changes in the silicon devices, potentially causing failure.

–4– REV. B

The still-air thermal properties of the package and PCB ( $\theta_{JA}$ ), ambient temperature ( $T_A$ ), and the total power dissipated in the package ( $P_D$ ) determine the junction temperature of the die. The junction temperature can be calculated as follows

$$T_J = T_A + (P_D \times \theta_{JA})$$

The power dissipated in the package  $(P_D)$  is the sum of the quiescent power dissipation and the power dissipated in the package due to the load drive for all outputs. The quiescent power is the voltage between the supply pins  $(V_S)$  times the quiescent current  $(I_S)$ . Assuming the load  $(R_L)$  is referenced to midsupply, then the total drive power is  $V_S/2 \times I_{OUT}$ , some of which is dissipated in the package and some in the load  $(V_{OUT} \times I_{OUT})$ . The difference between the total drive power and the load power is the drive power dissipated in the package.

 $P_D = quiescent \ power + (total \ drive \ power - load \ power)$ 

$$P_D = \left(V_S \times I_S\right) + \left(\frac{V_S}{2} \times \frac{V_{OUT}}{R_L}\right) - \frac{{V_{OUT}}^2}{R_L}$$

RMS output voltages should be considered. If  $R_L$  is referenced to  $V_{S-}$ , as in single-supply operation, then the total drive power is  $V_S \times I_{OUT}$ .

If the rms signal levels are indeterminate, then consider the worst case, when  $V_{OUT} = V_S/4$  for  $R_L$  to midsupply

$$P_D = \left(V_S \times I_S\right) + \frac{(V_S/4)^2}{R_I}$$

In single-supply operation with  $R_L$  referenced to  $V_{S-}$ , worst case is  $V_{OUT} = V_S/2$ .




Figure 2. Maximum Power Dissipation vs. Temperature for a Four-Layer Board

Airflow will increase heat dissipation effectively reducing  $\theta_{JA}$ . Also, more metal directly in contact with the package leads from metal traces, through holes, ground, and power planes, will reduce the  $\theta_{JA}$ . Care must be taken to minimize parasitic capacitances at the input leads of high speed op amps as discussed in the board layout section.

Figure 2 shows the maximum safe power dissipation in the package versus the ambient temperature for the SOIC-8 (125°C/W) and SOT-23-5 (180°C/W) packages on a JEDEC standard four-layer board.  $\theta_{JA}$  values are approximations.

#### **OUTPUT SHORT CIRCUIT**

Shorting the output to ground or drawing excessive current for the AD8065/AD8066 will likely cause catastrophic failure.

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Outline	Branding Information
AD8065AR	−40°C to +85°C	8-Lead SOIC	R-8	
AD8065AR-REEL	−40°C to +85°C	8-Lead SOIC	R-8	
AD8065AR-REEL7	−40°C to +85°C	8-Lead SOIC	R-8	
AD8065ART-REEL	−40°C to +85°C	5-Lead SOIC SOT-23	RT-5	HRA
AD8065ART-REEL7	−40°C to +85°C	5-Lead SOIC SOT-23	RT-5	HRA
AD8066AR	−40°C to +85°C	8-Lead SOIC	R-8	
AD8066AR-REEL7	−40°C to +85°C	8-Lead SOIC	R-8	
AD8066AR-REEL	−40°C to +85°C	8-Lead SOIC	R-8	
AD8066ARM-REEL	−40°C to +85°C	8-Lead SOIC MSOP-8	RM-8	H1B
AD8066ARM-REEL7	-40°C to +85°C	8-Lead SOIC MSOP-8	RM-8	H1B

#### **CAUTION**


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8065/AD8066 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




REV. B \_5\_

# **AD8065/AD8066—Typical Performance Characteristics**


(Default Conditions  $\pm 5$  V,  $C_L = 5$  pF,  $R_L = 1$  k $\Omega$ ,  $V_{OUT} = 2$  V p-p, Temperature = 25°C)




TPC 1. Small Signal Frequency Response for Various Gains




TPC 2. Small Signal Frequency Response for Various Supplies (See Test Circuit 1)




TPC 3. Large Signal Frequency Response for Various Supplies (See Test Circuit 1)



TPC 4. 0.1 dB Flatness Frequency Response (See Test Circuit 2)




TPC 5. Small Signal Frequency Response for Various Supplies (See Test Circuit 2)




TPC 6. Large Signal Frequency Response for Various Supplies (See Test Circuit 2)


–6– REV. B




TPC 7. Small Signal Frequency Response for Various C<sub>LOAD</sub> (See Test Circuit 1)




TPC 8. Frequency Response for Various Output Amplitude (See Test Circuit 2)




TPC 9. Small Signal Frequency Response for Various  $R_F/C_F$  (See Test Circuit 2)



TPC 10. Small Signal Frequency Response for Various  $C_{LOAD}$  (See Test Circuit 2)




TPC 11. Small Signal Frequency Response for Various  $R_{LOAD}$  (See Test Circuit 2)




TPC 12. Open-Loop Response


REV. B -7-




TPC 13. Harmonic Distortion vs. Frequency for Various Loads (See Test Circuit 2)




TPC 14. Harmonic Distortion vs. Amplitude for Various Loads  $V_S = \pm 12 \text{ V}$  (See Test Circuit 2)




TPC 15. Third Order Intercept vs. Frequency and Supply Voltage



TPC 16. Harmonic Distortion vs. Frequency for Various Gains (See Test Circuits 1 and 2)




TPC 17. Harmonic Distortion vs. Frequency for Various Amplitudes (See Test Circuit 2)




TPC 18. Voltage Noise


–8– REV. B




TPC 19. Small Signal Transient Response 5 V Supply (See Test Circuit 11)




TPC 20. Large Signal Transient Response (See Test Circuit 1)




TPC 21. Output Overdrive Recovery (See Test Circuit 3),  $V_S = \pm 5 \ V$ 



TPC 22. Small Signal Transient Response  $\pm 5 V$  (See Test Circuit 1)




TPC 23. Large Signal Transient Response (See Test Circuit 2)



TPC 24. Input Overdrive Recovery (See Test Circuit 1),  $V_S = \pm 5 \text{ V}$ 


REV. B –9–





V<sub>IN</sub> = 500mV/DIV +0.1% -0.1% V<sub>OUT</sub> – 2V<sub>IN</sub> 2mV/DIV 10ns/DIV

TPC 25. Long-Term Settling Time (See Test Circuit 8)

TPC 28. 0.1% Short-Term Settling Time (See Test Circuit 8)









TPC 29. Input Bias Current vs. Common-Mode Voltage Range\*

TPC 26. Input Bias Current vs. Temperature






TPC 27. Input Offset Voltage vs. Common-Mode Voltage


TPC 30. Input Offset Voltage

-10-REV. B


<sup>\*</sup>See Input and Output Overload Behavior section.




TPC 31. CMRR vs. Frequency (See Test Circuit 5)




TPC 32. Output Saturation Voltage vs. Output Load Current




TPC 33. PSRR vs. Frequency (See Test Circuits 7 and 9)



TPC 34. Output Impedance vs. Frequency (See Test Circuits 4 and 6)




TPC 35. Output Saturation Voltage vs. Temperature




TPC 36. Crosstalk vs. Frequency (See Test Circuit 10)

REV. B –11–




TPC 37. Quiescent Supply Current vs. Temperature for Various Supply Voltages




TPC 38. Open-Loop Gain vs. Load Current for Various Supply Voltages

# Test Ciruits




Test Circuit 1. G = +1




Test Circuit 2. G = +2


-12- REV. B




Test Circuit 3. G = -1



Test Circuit 4. Output Impedance G = +1




Test Circuit 5. CMRR




Test Circuit 6. Output Impedance G = +2


REV. B –13–



Test Circuit 7. Positive PSRR




Test Circuit 9. Negative PSRR



Test Circuit 8. Settling Time

Test Circuit 10. Crosstalk - AD8066

-14- REV. B



Test Circuit 11. Single Supply

REV. B -15-

#### THEORY OF OPERATION

The AD8065/AD8066 are voltage feedback operational amplifiers that combine a laser-trimmed JFET input stage with Analog Devices' eXtra Fast Complementary Bipolar process, resulting in an outstanding combination of precision and speed. Supply voltage range is from 5 V to 24 V. The amplifiers feature a patented rail-to-rail output stage capable of driving within 0.5 V of either power supply while sourcing or sinking up to 30 mA. Also featured is a single-supply input stage that handles common-mode signals from below the negative supply to within 3 V of the positive rail. Operation beyond the JFET input range is possible because of an auxiliary bipolar input stage that functions with input voltages up to the positive supply. The amplifiers operate as if they have a rail-to-rail input and exhibit no phase reversal behavior for common-mode voltages within the power supply.

With voltage noise of 7 nV/ $\sqrt{\text{Hz}}$  and -88 dBc distortion for 1 MHz 2 V p-p signals, the AD8065/AD8066 are a great choice for high resolution data acquisition systems. Its low noise, sub-pA input current, precision offset, and high speed make it a superb preamp for fast photodiode applications. The speed and output drive capability of the AD8065/AD8066 also make them useful in video applications.

#### **Closed-Loop Frequency Response**

The AD8065/AD8066 are classic voltage feedback amplifiers with an open-loop frequency response that can be approximated as the integrator response shown in Figure 3. Basic closed-loop frequency response for inverting and noninverting configurations can be derived from the shown schematics.

### Noninverting Closed-Loop Frequency Response

Solving for the transfer function

$$\frac{V_O}{V_I} = \frac{2\pi \times f_{crossover}(R_G + R_F)}{(R_F + R_G)s + 2\pi \times f_{crossover} \times R_G}$$

where  $f_{crossover}$  is the frequency where the amplifier's open-loop gain equals 0 db.

At dc

$$\frac{V_O}{V_I} = \frac{R_F + R_G}{R_G}$$

Closed-loop –3 dB frequency

$$f_{-3dB} = f_{crossover} \times \frac{R_G}{R_F + R_G}$$

**Inverting Closed-Loop Frequency Response** 

$$\frac{V_O}{V_I} = \frac{-2\pi \times f_{crossover} \times R_F}{s(R_F + R_G) + 2\pi \times f_{crossover} \times R_G}$$

At dc

$$\frac{V_O}{V_I} = -\frac{R_F}{R_G}$$

Closed-loop -3 dB frequency

$$f_{-3dB} = f_{crossover} \times \frac{R_G}{R_E + R_G}$$




Figure 3. Open-Loop Gain vs. Frequency and Basic Connections

The closed-loop bandwidth is inversely proportional to the noise gain of the op amp circuit,  $(R_F + R_G)/R_G$ . This simple model is accurate for noise gains above 2. The actual bandwidth of circuits with noise gains at or below 2 will be higher than those predicted with this model due to the influence of other poles in the frequency response of the real op amp.




Figure 4. Voltage Feedback Amplifier DC Errors

Figure 4 shows a voltage feedback amplifier's dc errors. For both inverting and noninverting configurations

$$V_{O} \; (\textit{error}) = I_{b+} \times R_{S} \left( \frac{R_{G} + R_{F}}{R_{G}} \right) - I_{b-} \times R_{F} + V_{OS} \left( \frac{R_{G} + R_{F}}{R_{G}} \right)$$

The voltage error due to  $I_{b+}$  and  $I_{b-}$  is minimized if  $R_S = R_F \| R_G$  (though with the AD8065 input currents at less than 20 pA overtemperature, this is likely not a concern). To include common-mode and power supply rejection effects, total  $V_{OS}$  can be modeled as

$$V_{OS} = V_{OS_{nom}} + \frac{\Delta V_S}{PSR} + \frac{\Delta V_{CM}}{CMR}$$

 $V_{OS_{nom}}$  is the offset voltage specified at nominal conditions.  $\Delta V_S$  is the change in power supply from nominal conditions. PSR is the power supply rejection.  $\Delta V_{CM}$  is the change in common-mode voltage from nominal conditions. CMR is the common-mode rejection.

### **Wideband Operation**

Test Circuits 1, 2, and 3 show the circuits used for wideband characterization for gains of +1, +2, and –1. Source impedance at the summing junction ( $R_F \| R_G$ ) will form a pole in the amplifier's loop response with the amplifier's input capacitance of 6.6 pF. This can cause peaking and ringing if the time constant formed is too low. Feedback resistances of 300  $\Omega$  to 1 k $\Omega$  are recommended, since they will not unduly load down the amplifier and the time constant formed will not be too low. Peaking in the frequency response can be compensated with a small capacitor ( $C_F$ ) in parallel with the feedback resistor, as illustrated in TPC 9. This shows the effect of different feedback capacitances on the peaking and bandwidth for a noninverting G = +2 amplifier.

For the best settling times and the best distortion, the impedances at the AD8065/AD8066 input terminals should be matched. This minimizes nonlinear common-mode capacitive effects that can degrade ac performance.

Actual distortion performance depends on a number of variables:

- The closed-loop gain of the application
- Whether it is inverting or noninverting
- · Amplifier loading
- Signal frequency and amplitude
- Board layout

Also see TPCs 13 to 17. The lowest distortion will be obtained with the AD8065 used in low gain inverting applications, since this eliminates common-mode effects. Higher closed-loop gains result in worse distortion performance.

#### **Input Protection**

The inputs of the AD8065/AD8066 are protected with back-to-back diodes between the input terminals as well as ESD diodes to either power supply. This results in an input stage with picoamps of input current that can withstand up to 1500 V ESD events (human body model) with no degradation.

Excessive power dissipation through the protection devices will destroy or degrade the performance of the amplifier. Differential voltages greater than 0.7 V will result in an input current of approximately ( $|V_+ - V_-| - 0.7 V$ )/ $R_I$ , where  $R_I$  is the resistance in series with the inputs. For input voltages beyond the positive supply, the input current will be approximately ( $V_I - V_{CC} - 0.7$ )/ $R_I$ . Beyond the negative supply, the input current will be about ( $V_I - V_{EE} + 0.7$ )/ $R_I$ . If the inputs of the amplifier are to be subjected to sustained differential voltages greater than 0.7 V or to input voltages beyond the amplifier power supply, input current should be limited to 30 mA by an appropriately sized input resistor ( $R_I$ ) as shown in Figure 5.




Figure 5. Current Limiting Resistor

### **Thermal Considerations**

With 24 V power supplies and 6.5 mA quiescent current, the AD8065 dissipates 156 mW with no load. The AD8065/AD8066 dissipate 312 mW. This can lead to noticeable thermal effects, especially in the small SOT-23-5 (thermal resistance of 160°C/W).  $V_{OS}$  temperature drift is trimmed to guarantee a max drift of 17  $\mu$ V/°C, so it can change up to 0.425 mV due to warm-up effects for an AD8065/AD8066 in a SOT-23-5 package on 24 V.

 $I_b$  increases by a factor of 1.7 for every 10°C rise in temperature.  $I_b$  will be close to 5 times higher at 24 V supplies as opposed to a single 5 V supply.

Heavy loads will increase power dissipation and raise the chip junction temperature as described in the Maximum Power Dissipation section. Care should be taken to not exceed the rated power dissipation of the package.

REV. B –17–

### Input and Output Overload Behavior

The AD8065/AD8066 have internal circuitry to guard against phase reversal due to overdriving the input stage. A simplified schematic of the input stage, including the input-protection diodes and antiphase reversal circuitry, is shown in Figure 6.

The circuit is arranged such that when the input common-mode voltage exceeds a certain threshold, the input JFET pair's bias current will turn OFF, and the bias current of an auxiliary NPN pair will turn ON, taking over control of the amplifier. When the input common-mode voltage returns to a viable operating value, the FET stage turns back ON, the NPN stage turns OFF, and normal operation resumes.

The NPN pair can sustain operation with the input voltage up to the positive supply, so this is a pseudo rail-to-rail input stage. For operation beyond the FET stage's common-mode limit, the amplifier's  $V_{OS}$  will change to the NPN pair's offset (mean of 160  $\mu$ V, standard deviation of 820  $\mu$ V), and  $I_b$  will increase to the NPN pair's base current up to 45  $\mu$ A (see TPC 29).

Switchback, or recovery time, is about 100 ns, as shown in TPC 24.

The output transistors of the rail-to-rail output stage have circuitry to limit the extent of their saturation when the output is overdriven. This helps output recovery time. Output recovery from a 0.5 V output overdrive on a  $\pm 5 \text{ V}$  supply is shown in TPC 21.

# LAYOUT, GROUNDING, AND BYPASSING CONSIDERATIONS

### Power Supply Bypassing

Power supply pins are actually inputs and care must be taken so that a noise-free stable dc voltage is applied. The purpose of bypass capacitors is to create low impedances from the supply to ground at all frequencies, thereby shunting or filtering a majority of the noise.

Decoupling schemes are designed to minimize the bypassing impedance at all frequencies with a parallel combination of capacitors. 0.1  $\mu$ F (X7R or NPO) chip capacitors are critical and should be as close as possible to the amplifier package. The 4.7  $\mu$ F tantalum capacitor is less critical for high frequency bypassing, and in most cases, only one per board is needed at the supply inputs.

#### Grounding

A ground plane layer is important in densely packed PC boards to spread the current minimizing parasitic inductances. However, an understanding of where the current flows in a circuit is critical to implementing effective high speed circuit design. The length of the current path is directly proportional to the magnitude of parasitic inductances and therefore the high frequency impedance of the path. High speed currents in an inductive ground return will create an unwanted voltage noise.




Figure 6. Simplified Input Stage

–18– REV. B

The length of the high frequency bypass capacitor leads is most critical. A parasitic inductance in the bypass grounding will work against the low impedance created by the bypass capacitor. Place the ground leads of the bypass capacitors at the same physical location. Because load currents flow from the supplies as well, the ground for the load impedance should be at the same physical location as the bypass capacitor grounds. For the larger value capacitors, which are intended to be effective at lower frequencies, the current return path distance is less critical.

### **Leakage Currents**

Poor PC board layout, contaminants, and the board insulator material can create leakage currents that are much larger than the input bias current of the AD8065/AD8066. Any voltage differential between the inputs and nearby runs will set up leakage currents through the PC board insulator, for example, 1 V/100 G $\Omega$  = 10 pA. Similarly any contaminants on the board can create significant leakage (skin oils are a common problem). To significantly reduce leakages, put a guard ring (shield) around the inputs and input leads that are driven to the same voltage potential as the inputs. This way there is no voltage potential between the inputs and surrounding area to set up any leakage currents. For the guard ring to be completely effective it must be driven by a relatively low impedance source and should completely surround the input leads on all sides, above and below using a multilayer board.

Another effect that can cause leakage currents is the charge absorption of the insulator material itself. Minimizing the amount of material between the input leads and the guard ring will help to reduce the absorption. Also, low absorption materials, such as Teflon® or ceramic, may be necessary in some instances.

### Input Capacitance

Along with bypassing and ground, high speed amplifiers can be sensitive to parasitic capacitance between the inputs and ground. A few pF of capacitance will reduce the input impedance at high frequencies, in turn increasing the amplifier's gain, causing peaking of the frequency response or even oscillations, if severe enough. It is recommended that the external passive components that are connected to the input pins be placed as close as possible to the inputs to avoid parasitic capacitance. The ground and power planes must be kept at a small distance away from the input pins on all layers of the board.

#### **Output Capacitance**

To a lesser extent, parasitic capacitances on the output can cause peaking and ringing of the frequency response. There are two methods to effectively minimize their effect.

1) As shown in Figure 7, put a small value resistor  $(R_S)$  in series with the output to isolate the load capacitor from the amp's output stage. A good value to choose is 20  $\Omega$  (see TPC 7).




Figure 7. Output Isolation Resistor

2) Increase the phase margin with higher noise gains or adding a pole with a parallel resistor and capacitor from –IN to the output.

REV. B –19–




Figure 8. Wideband Photodiode Preamp

#### Input-to-Output Coupling

The output signal traces should not be parallel with inputs in order to minimize capacitive coupling between the inputs and output.

#### Wideband Photodiode Preamp

Figure 8 shows an I/V converter with an electrical model of a photodiode. The basic transfer function is

$$V_{OUT} = \frac{I_{PHOTO} \times R_F}{1 + sC_F R_F}$$

where  $I_{PHOTO}$  is the output current of the photodiode, and the parallel combination of  $R_F$  and  $C_F$  set the signal bandwidth.

The stable bandwidth attainable with this preamp is a function of  $R_F$ , the gain bandwidth product of the amplifier, and the total capacitance at the amplifier's summing junction, including  $C_S$  and the amplifier input capacitance.  $R_F$  and the total capacitance produce a pole in the amplifier's loop transmission that can result in peaking and instability. Adding  $C_F$  creates a zero in the loop transmission that compensates for the pole's effect and reduces the signal bandwidth. It can be shown that the signal bandwidth resulting in a 45° phase margin ( $f_{(45)}$ ) is defined by the expression

$$f_{(45)} = \sqrt{\frac{f_{CR}}{2\pi \times R_E \times C_S}}$$

where:

 $f_{CR}$  is the the amplifier crossover frequency.

 $R_F$  is the the feedback resistor.

 $C_S$  is the the total capacitance at the amplifier summing junction (amplifier + photodiode + board parasitics).

The value of  $C_F$  that produces  $f_{(45)}$  can be shown to be

$$C_F = \sqrt{\frac{C_S}{2\pi \times R_F \times f_{CR}}}$$

The frequency response in this case will show about 2 dB of peaking and 15% overshoot. Doubling  $C_F$  and cutting the bandwidth in half will result in a flat frequency response, with about 5% transient overshoot.

The preamp's output noise over frequency is shown in Figure 9.




Figure 9. Photodiode Voltage Noise Contributions

The pole in the loop transmission translates to a zero in the amplifier's noise gain, leading to an amplification of the input voltage noise over frequency. The loop transmission zero introduced by  $C_F$  limits the amplification. The noise gain's bandwidth extends past the preamp signal bandwidth and is eventually rolled off by the decreasing loop gain of the amplifier. Keeping the input terminal impedances matched is recommended to eliminate commonmode noise peaking effects, which will add to the output noise.

–20– REV. B

Table I.	<b>RMS Noise</b>	<b>Contributions</b>	of Photodiode Preamp
----------	------------------	----------------------	----------------------

Contributor	Expression	RMS Noise with $R_F = 50 \text{ k}\Omega$ , $C_S = 15 \text{ pF}$ , $C_F = 2 \text{ pF}$
RF (×2)	$\sqrt{2 \times 4 \ kT \times R_F \times f_2 \times 1.57}$	64.5 μV
Amp to f <sub>1</sub>	$ven  imes \sqrt{f_1}$	2.4 μV
Amp (f <sub>2</sub> -f <sub>1</sub> )	$ven \times \sqrt{\frac{(C_S + C_M + C_F + 2C_D)}{C_F}} \times \sqrt{f_2 - f_1}$	31 μV
Amp (past f <sub>2</sub> )	$ven \times \sqrt{\frac{(C_S + C_M + C_D + 2C_F)}{C_F}} \times \sqrt{f_3 \times 1.57}$	260 μV
	Total	270 uV

Integrating the square of the output voltage noise spectral density over frequency and then taking the square root allows users to obtain the total rms output noise of the preamp. Table I summarizes

approximations for the amplifier and feedback and source resistances. Noise components for an example preamp with  $R_F$  = 50 k $\Omega$ ,  $C_S$  = 15 pF, and  $C_F$  = 2 pF (bandwidth of about 1.6 MHz) are also listed.




Figure 10. High Speed Instrumentation Amplifier

### High Speed JFET Input Instrumentation Amplifier

Figure 10 shows an example of a high speed instrumentation amplifier with high input impedance using the AD8065/AD8066.

The dc transfer function is

$$V_{OUT} = (V_N - V_P) \left( \frac{1 + 1000}{R_G} \right)$$

For G = +1, it is recommended that the feedback resistors for the two preamps be set to a low value (for instance 50  $\Omega$  for 50  $\Omega$  source impedance). The bandwidth for G = +1 will be 50 MHz. For higher gains, the bandwidth will be set by the preamp, equaling

$$Inamp_{-3dB} = (f_{CR} \times R_G) / (2 \times R_F)$$

Common-mode rejection of the inamp will be primarily determined by the match of the resistor ratios R1:R2 to R3:R4. It can be estimated

$$\frac{V_O}{V_{CM}} = \frac{(\delta 1 - \delta 2)}{\left(1 + \delta 1\right)\delta 2}$$

The summing junction impedance for the preamps is equal to  $R_F \| 0.5(R_G)$ . This is the value to be used for matching purposes.

#### Video Buffer

The output current capability and speed of the AD8065 make it useful as a video buffer, shown in Figure 11.

The G = +2 configuration compensates for the voltage division of the signal due to the signal termination. This buffer maintains 0.1 dB flatness for signals up to 7 MHz, from low amplitudes up to 2 V p-p (TPC 4). Differential gain and phase have been measured to be 0.02% and  $0.028^{\circ}$  at  $\pm 5$  V supplies.




Figure 11. Video Buffer


–22– REV. B

#### **OUTLINE DIMENSIONS**

### 8-Lead Standard Small Outline Package [SOIC] Narrow Body

(R-8)


Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-012AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

# 5-Lead Plastic Surface Mount Package [SOT-23] (RT-5)


Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-178AA

# 8-Lead microSOIC Package [MSOP] (RM-8)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-187AA

REV. B –23–

# **Revision History**

Location	Page
2/03—Data Sheet changed from REV. A to REV. B.	
Changes to ABSOLUTE MAXIMUM RATINGS	4
Changes to Test Circuit 10	14
Changes to Test Circuit 11	
Changes to Noninverting Closed-Loop Frequency Response	
Changes to Inverting Closed-Loop Frequency Response	
Updated Figure 6	
Changes to Figure 7	
Changes to Figures 10	
Changes to Figure 11	22
Changes to High Speed JFET Instrumentation Amplifier	22
Changes to Video Buffer	22
8/02—Data Sheet changed from REV. 0 to REV. A.	
Added AD8066	Universal
Added SOIC-8 (R) and MSOP-8 (RM)	1
Edits to GENERAL DESCRIPTION	1
Edits to SPECIFICATIONS	2
New Figure 2	5
Changes to ORDERING GUIDE	5
Edits to TPCs 18, 25, and 28	8
New TPC 36	11
Added Test Circuits 10 and 11	
MSOP (RM-8) added	