# ADC3511 3½-Digit Microprocessor Compatible A/D Converter ADC3711 3¾-Digit Microprocessor Compatible A/D Converter

# **General Description**

The ADC3511 and ADC3711 (MM74C937, MM74C938-1) monolithic A/D converter circuits are manufactured using standard complementary MOS (CMOS) technology. A pulse modulation analog-to-digital conversion technique is used and requires no external precision components. In addition, this technique allows the use of a reference voltage that is the same polarity as the input voltage.

One 5V (TTL) power supply is required. Operating with an isolated supply allows the conversion of positive as well as negative voltages. The sign of the input voltage is automatically determined and indicated on the sign pin. If the power supply is not isolated, only one polarity of voltage may be converted.

The conversion rate is set by an internal oscillator. The frequency of the oscillator can be set by an external RC network or the oscillator can be driven from an external frequency source. When using the external RC network, a square wave output is available.

The ADC3511 and ADC3711 have been designed to provide addressed BCD data and are intended for use with microprocessors and other digital systems. BCD digits are selected on demand via 2 Digit Select (D0, D1) inputs. Digit Select inputs are latched by a low-to-high transition on the Digit Latch Enable (DLE) input and will remain latched as long as DLE remains high. A start conversion input and a

conversion complete output are included on both the ADC3511 and the ADC3711.

### **Features**


- Operates from single 5V supply
- ADC3511 converts 0 to ±1999 counts
- ADC3711 converts 0 to ±3999 counts
- Addressed BCD outputs
- No external precision components necessary
- Easily interfaced to microprocessors or other digital systems
- Medium speed—200 ms/conversion
- TTL compatible
- Internal clock set with RC network or driven externally
- Overflow indicated by hex "EEEE" output reading as well as an overflow output
- ADC3511 equivalent to MM74C937
- ADC3711 equivalent to MM74C938-1

# **Applications**

- Low cost analog-to-digital converter
- Eliminate analog multiplexing by using remote A/D converters
- Convert analog transducers (temperature, pressure, displacement, etc.) to digital transducers

# **Connection Diagram**

#### **Dual-In-Line Package**



Order Number ADC3511CCN or ADC3711CCN NS Package N24A

TL/H/5678-1

# **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin -0.3V to V<sub>CC</sub> +0.3V

Operating V<sub>CC</sub> Range

Operating Temperature Range ( $T_A$ )  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  Package Dissipation at  $T_A$  = 25°C 500 mW

Absolute Maximum V<sub>CC</sub> 6.5V
Storage Temperature Range -65°C to +150°C
Lead Temp. (Soldering, 10 seconds) 260°C
ESD Susceptibility (Note 5) TBD V

## DC Electrical Characteristics ADC3511CC, ADC3711CC

4.5V to 6.0V

 $4.75V \le V_{CC} \le 5.25V$ ,  $-40^{\circ}C \le T_A \le +85^{\circ}C$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
V <sub>IN(1)</sub>	Logical "1" Input Voltage (Except f <sub>IN</sub> )		V <sub>CC</sub> -1.5			>
V <sub>IN(0)</sub>	Logical "0" Input Voltage (Except f <sub>IN</sub> )				1.5	>
V <sub>IN(1)</sub>	Logical "1" Input Voltage (f <sub>IN</sub> )		V <sub>CC</sub> -0.6			>
V <sub>IN(0)</sub>	Logical "0" Input Voltage (f <sub>IN</sub> )				0.6	>
V <sub>OUT(1)</sub>	Logical "1" Output Voltage (Except 2 <sup>0</sup> , 2 <sup>1</sup> , 2 <sup>2</sup> , 2 <sup>3</sup> )	I <sub>O</sub> =360 μA	V <sub>CC</sub> -0.4			٧
V <sub>OUT(1)</sub>	Logical "1" Output Voltage (20, 21, 22, 23)	I <sub>O</sub> =360 μA	V <sub>CC</sub> -1.0			>
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	I <sub>O</sub> = 1.6 mA			0.4	٧
I <sub>IN(1)</sub>	Logical "1" Input Current (SC, DLE, D0, D1)	V <sub>IN</sub> =V <sub>CC</sub>		0.005	1.0	μΑ
I <sub>IN(0)</sub>	Logical "0" Input Current (SC, DLE, D0, D1)	V <sub>IN</sub> =0V	-1.0	-0.005		μΑ
lcc	Supply Current	All Outputs Open		0.5	5.0	mA

## AC Electrical Characteristics ADC3511CC, ADC3711CC

 $V_{CC} = 5V$ ;  $T_A = 25$ °C,  $C_L = 50$  pF;  $t_f = t_f = 20$  ns; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
fosc	Oscillator Frequency			0.6/RC		Hz
f <sub>IN</sub>	Clock Frequency		100		640	kHz
fconv	Conversion Rate	ADC3511CC ADC3711CC	f <sub>IN</sub> /64,512 f <sub>IN</sub> /129,024			conversions/sec conversions/sec
tscpw	Start Conversion Pulse Width		200		DC	ns
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay D0, D1, to 2 <sup>0</sup> , 2 <sup>1</sup> , 2 <sup>2</sup> , 2 <sup>3</sup>	DLE=0V		2.0	5.0	μs
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay DLE to 2 <sup>0</sup> , 2 <sup>1</sup> , 2 <sup>2</sup> , 2 <sup>3</sup>			2.0	5.0	μs
tSET-UP	Set-Up Time D0, D1, to DLE	t <sub>HOLD</sub> =0 ns		100	200	ns
tPWDLE	Minimum Pulse Width Digit Latch Enable (Low)			100	200	ns

# Converter Characteristics ADC3511CC, ADC3711CC 4.75 ≤ V<sub>CC</sub> ≤ 5.25V; -40°C ≤ T<sub>A</sub> ≤ +85°C,

f<sub>c</sub>=5 conv./sec (ADC3511CC); 2.5 conv./sec (ADC3711CC); unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
	Non-Linearity	V <sub>IN</sub> = 0-2V Full Scale V <sub>IN</sub> = 0-200 mV Full Scale	-0.05	±0.025	+0.05	% of Full-Scale (Note 3)
	Quantization Error		-1		+0	Counts
	Offset Error	V <sub>IN</sub> =0V	-0.5	+ 1.0	+3.0	mV
						(Note 4)
	Rollover Error		-0		+0	Counts
$V_{IN+}, V_{IN-}$	Analog Input Current	T <sub>A</sub> =25°C	-5	±1	+5	nA

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All typicals are given for TA = 25°C.


Note 3: For the ADC3511CC: full-scale = 1999 counts; therefore 0.025% of full-scale = ½ count and 0.05% of full-scale = 1 count. For the ADC3711CC: full-scale = 3999 counts; therefore 0.025% of full-scale = 1 count and 0.05% of full-scale = 2 count.

Note 4: For full-scale=2.000V: 1 mV=1 count for the ADC3511CC; 1 mV=2 counts for the ADC3711CC.

Note 5: Human body model, 100 pF discharged through a  $1.5\Omega$  resistor.

# **Block Diagram**

#### ADC3511 3 1/2-Digit A/D (\*ADC3711 3 3/4-Digit A/D)



## **Applications Information**

#### THEORY OF OPERATION

A schematic for the analog loop is shown in Figure 1. The output of SW1 is either at  $V_{REF}$  or zero volts, depending on the state of the D flip-flop. If Q is at a high level,  $V_{OUT}\!=\!V_{REF}$  and if Q is at a low level  $V_{OUT}\!=\!0V$ . This voltage is then applied to the low pass filter comprised of R1 and C1. The output of this filter,  $V_{FB}$ , is connected to the negative input of the comparator, where it is compared to the analog input voltage,  $V_{IN}$ . The output of the comparator is connected to the D input of the D flip-flop. Information is then transferred from the D input to the Q and  $\overline{\rm Q}$  outputs on the positive edge of clock. This loop forms an oscillator whose duty cycle is precisely related to the analog input voltage,  $V_{IN}$ .

An example will demonstrate this relationship. Assume the input voltage is equal to 0.500V. If the Q output of the D flipflop is high then  $V_{\rm OUT}$  will equal  $V_{\rm REF}$  (2.000V) and  $V_{\rm FB}$  will charge toward 2V with a time constant equal to R1C1. At some time  $V_{\rm FB}$  will exceed 0.500V and the comparator output will switch to 0V. At the next clock rising edge the Q output of the D flip-flop will switch to ground, causing  $V_{\rm OUT}$  to switch to 0V. At this time,  $V_{\rm FB}$  will start discharging toward 0V with a time constant R1C1. When  $V_{\rm FB}$  is less than 0.5V the comparator output will switch high. On the rising edge of the next clock the Q output of the D flip-flop will switch high and the process will repeat. There exists at the output of SW1 a square wave pulse train with positive amplitude  $V_{\rm REF}$  and negative amplitude 0V.

The DC value of this pulse train is:

$$V_{OUT} = V_{REF} \frac{t_{ON}}{t_{ON} + t_{OFF}} = V_{REF}$$
 (duty cycle)

The lowpass filter will pass the DC value and then:

V<sub>FB</sub> = V<sub>REF</sub> (duty cycle)

Since the closed loop system will always force  $V_{FB}$  to equal  $V_{IN}$ , we can then say that:

or

$$\frac{V_{IN}}{V_{REF}}$$
 = (duty cycle)

The duty cycle is logically ANDed with the input frequency  $f_{\rm IN}$ . The resultant frequency f equals:

$$f = (duty cycle) \times (f_{IN})$$

Frequency f is accumulated by counter no. 1 for a time determined by counter no. 2. The count contained in counter no. 1 is then:

$$\begin{split} &(\text{count}) = \frac{f}{(f_{\text{IN}})/N} = \frac{(\text{duty cycle}) \times (f_{\text{IN}})}{(f_{\text{IN}})/N} \\ &= \frac{V_{\text{IN}}}{V_{\text{REF}}} \times N \end{split}$$

For the ADC3511 N = 2000.

For the ADC3711 N = 4000.




FIGURE 1. Analog Loop Schematic Pulse Modulation A/D Converter

## **Applications Information (Continued)**

#### **GENERAL INFORMATION**

The timing diagram, shown in Figure 2, gives operation for the free running mode. Free running operation is obtained by connecting the Start Conversion input to logic "1" (VCC). In this mode the analog input is continuously converted and the digit latches are updated at a rate equal to 64,512  $\times$ 1/f<sub>IN</sub> for the ADC3511, or 129,024 for the ADC3711.

The rising edge of the Conversion Complete output indicates that new information has been transferred from the internal counter to the digit latches. This information will remain in the digit latches until the next low-to-high transition of the Conversion Complete output. A logic "1" will be maintained on the Conversion Complete output for a time equal to 64×1/fin on the ADC3511, or 128×1/fin on the ADC3711.

Figure 3 gives the operation using the Start Conversion input. It is important to note that the Start Conversion input and Conversion Complete output do not influence the actual analog-to-digital conversion in any way. Internally the ADC3511 and ADC3711 are always continuously converting the analog voltage present at their inputs. The Start Conversion input is used to control the transfer of information from the internal counter to the digit latches.

An RS latch on the Start Conversion input allows a broad range of input pulse widths to be used on this signal. As shown in Figure 3, the Conversion Complete output goes to a logic "0" on the rising edge of the Start Conversion pulse and goes to a logic "1" some time later when the new conversion is transferred from the internal counter to the display latch. Since the Start Conversion pulse can occur at any time during the conversion cycle, the amount of time from Start Conversion to Conversion Complete will vary. The maximum time is 64,512  $\times$  1/f<sub>IN</sub> (129,024  $\times$  1/f<sub>IN</sub> for the ADC3711) and the minimum time is 256  $\times$  1/f<sub>IN</sub> (512  $\times$ 1/f<sub>IN</sub>) for the ADC3711).

#### SYSTEM DESIGN CONSIDERATIONS

The ADC3511 and ADC3711 have reduced the problem of high resolution, high accuracy analog-to-digital conversion to nearly the level of simplicity, economy, and compactness usually associated with digital logic circuitry. However, they are truly high precision analog devices, and require the same kind of design considerations given to all analog circuits. While great care has been taken in the design of the ADC3511 and ADC3711 to make their application as easy as possible, in order to utilize them to their full performance potential, good grounding, power supply distribution, decoupling, and regulation techniques should be exercised.





FIGURE 2. Conversion Cycle Timing Diagram for Free Running Operation (Times Shown in Parentheses are for the ADC3711)



TL/H/5678-4

FIGURE 3. Conversion Cycle Timing Diagram Operating with Start Conversion Input

#### **Truth Table**

DIGIT	SELECT IN	SELECTED DIGIT			
DLE	D1	D0	SELECTED DIGIT		
L	L	L	Digit 0 (LSD)		
L	L	Н	Digit 1		
L	н	L	Digit 2		
L	н	н	Digit 3 (MSD)		
Н	Х	X	Unchanged		

L = low logic level

H = high logic level

X = irrelevant logic level


The value of the Selected Digit is presented at the  $2^3$ ,  $2^2$ ,  $2^1$  and  $2^0$  outputs in BCD format.

Note 1: If the value of a digit changes while it is selected, that change will be reflected at the outputs.

Note 2: An overflow condition will be indicated by a high level on the OVERFLOW output (pin 5) and E16 in all digits.

Note 3: The sign of the input voltage, when these devices are operated in the bipolar mode, is indicated by the SIGN output (pin 8). A high level indicates a positive voltage, a low level a negative.

# **Timing Diagrams**



TL/H/5678-5

# **Typical Applications**

Figure 4 shows the ADC3511 and ADC3711 connected to convert 0 to +2.000 volts full scale operating from a non-isolated power supply. (Note that the ADC3511 converts 0 to +1999 counts full scale, while the ADC3711 converts 0 to +3999 counts full scale.) In this configuration the SIGN output (pin 8) should be ignored. Higher voltages can, of course, be converted by placing fixed dividers in the inputs, while lower voltages can be converted by placing fixed dividers in the feedback loop, as shown in Figure 6.

Figures 5 and 6 show systems operating with isolated supplies that will convert both polarities of inputs. 60 Hz common-mode noise can become a problem in these config-

urations, so shielded transformers have been shown in the figures. The necessity for, and the type of shielding needed depends on the performance requirements, and the actual applications.

The filter capacitors connected to V<sub>FB</sub> (pin 12) and V<sub>FILTER</sub> (pin 11) should be of a low leakage variety. In the examples shown every 1.0 nA of leakage will cause approximately 0.1 mV error (1.0×10<sup>-9</sup>A×100 k $\Omega$ =0.1 mV). If the currents in both capacitors are exactly equal however, little error will result since the source impedances driving both capacitors are approximately matched.

