

# DI LC<sup>2</sup>MOS Precision Quad SPST Switches

# ADG411/ADG412/ADG413

#### **FEATURES**

44 V Supply Maximum Ratings  $\pm$ 15 V Analog Signal Range Low On Resistance (<35  $\Omega$ ) Ultralow Power Dissipation (35  $\mu$ W) Fast Switching Times  $t_{ON}$  <175 ns  $t_{OFF}$  <145 ns Latch-Up Proof TTL/CMOS Compatible Plug-In Replacement for DG411/DG412/DG413

#### **APPLICATIONS**

Audio and Video Switching Automatic Test Equipment Precision Data Acquisition Battery Powered Systems Sample Hold Systems Communication Systems

#### **GENERAL DESCRIPTION**

The ADG411, ADG412 and ADG413 are monolithic CMOS devices comprising four independently selectable switches. They are designed on an enhanced LC<sup>2</sup>MOS, trench isolated process which provides low power dissipation yet gives high switching speed and low on resistance. Trench isolation gives all the benefits of dielectric isolation and ensures no latch up even under extreme overvoltage conditions.

The on resistance profile is very flat over the full analog input range ensuring excellent linearity and low distortion when switching audio signals. Fast switching speed coupled with high signal bandwidth also make the parts suitable for video signal switching. CMOS construction ensures ultralow power dissipation making the parts ideally suited for portable and battery powered instruments.


The ADG411, ADG412 and ADG413 contain four independent SPST switches. The ADG411 and ADG412 differ only in that the digital control logic is inverted. The ADG411 switches are turned on with a logic low on the appropriate control input, while a logic high is required for the ADG412. The ADG413 has two switches with digital control logic similar to that of the ADG411 while the logic is inverted on the other two switches.

Each switch conducts equally well in both directions when ON and has an input signal range which extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. All switches exhibit break before make switching action for use in multiplexer applications. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

### REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

#### FUNCTIONAL BLOCK DIAGRAMS



SWITCHES SHOWN FOR A LOGIC "1" INPUT

### PRODUCT HIGHLIGHTS

- Extended Signal Range
   The ADG411, ADG412 and ADG413 are fabricated on an enhanced LC<sup>2</sup>MOS, trench isolated process giving an increased signal range which extends fully to the supply rails.
- 2. Ultralow Power Dissipation
- 3. Low Ron
- 4. Trench Isolation Guards Against Latch-up A dielectric trench separates the P and N channel transistors thereby preventing latch-up even under severe overvoltage conditions.
- 5. Break Before Make Switching
  This prevents channel shorting when the switches are configured as a multiplexer.
- 6. Single Supply Operation For applications where the analog signal is unipolar, the ADG411, ADG412 and ADG413 can be operated from a single rail power supply. The parts are fully specified with a single +12 V power supply and will remain functional with single supplies as low as +5 V.

# ADG411/ADG412/ADG413—SPECIFICATIONS<sup>1</sup>

**Dual Supply**  $(V_{DD}=+15~V~\pm~10\%,~V_{SS}=-15~V~\pm~10\%,~V_L=+5~V~\pm~10\%,~GND=0~V,~unless~otherwise~noted)$ 

	B Ver		T Vers			
Parameter	+25°C	-40°C to +85°C	+25°C	-55°C to +125°C	Units	Test Conditions/Comments
ANALOG SWITCH Analog Signal Range		V <sub>DD</sub> to V <sub>SS</sub>		V <sub>DD</sub> to V <sub>SS</sub>	V	
R <sub>ON</sub>	25 35	ν <sub>DD</sub> το ν <sub>SS</sub> 45	25 35	v <sub>DD</sub> to v <sub>SS</sub> 45	$\Omega$ typ $\Omega$ max	$V_D = \pm 8.5 \text{ V}, I_S = -10 \text{ mA};$ $V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
LEAKAGE CURRENTS Source OFF Leakage I <sub>S</sub> (OFF)	±0.1 ±0.25	±20	±0.1 ±0.25	±20	nA typ nA max	$V_{\rm DD}$ = +16.5 V, $V_{\rm SS}$ = -16.5 V $V_{\rm D}$ = ±15.5 V, $V_{\rm S}$ = ∓15.5 V; Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	$\begin{array}{c c} \pm 0.1 \\ \pm 0.25 \\ \pm 0.1 \end{array}$	±20	±0.1 ±0.25 ±0.1	±20	nA typ nA max	$V_D = \pm 15.5 \text{ V}, V_S = \pm 15.5 \text{ V};$ Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	$\pm 0.1$ $\pm 0.4$	±40	$\pm 0.1 \\ \pm 0.4$	±40	nA typ nA max	$V_D = V_S = \pm 15.5 \text{ V};$ Test Circuit 3
DIGITAL INPUTS Input High Voltage, V <sub>INH</sub> Input Low Voltage, V <sub>INL</sub> Input Current		2.4 0.8		2.4 0.8	V min V max	
I <sub>INL</sub> or I <sub>INH</sub>	0.005	±0.5	0.005	±0.5	μΑ typ μΑ max	$V_{\rm IN} = V_{\rm INL}$ or $V_{\rm INH}$
DYNAMIC CHARACTERISTICS $t_{\rm ON}$	110	175	110	175	ns typ ns max	$R_L = 300 \Omega$ , $C_L = 35 pF$ ; $V_S = \pm 10 V$ ; Test Circuit 4
$t_{OFF}$	100	145	100	145	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ; $V_S = \pm 10 V$ ; Test Circuit 4
Break-Before-Make Time Delay, $t_D$ (ADG413 Only)	25	143	25	143	ns max ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF;$ $V_{S1} = V_{S2} = +10 V;$ Test Circuit 5
Charge Injection	5		5		pC typ	V <sub>S</sub> = 0 V, R <sub>S</sub> = 0 $\Omega$ , C <sub>L</sub> = 10 nF; Test Circuit 6
OFF Isolation	68		68		dB typ	R <sub>L</sub> = 50 $\Omega$ , C <sub>L</sub> = 5 pF, f = 1 MHz; Test Circuit 7
Channel-to-Channel Crosstalk	85		85		dB typ	R <sub>L</sub> = 50 $\Omega$ , C <sub>L</sub> = 5 pF, f = 1 MHz; Test Circuit 8
$C_S$ (OFF) $C_D$ (OFF)	9 9		9 9		pF typ	f = 1 MHz f = 1 MHz
$\frac{C_D, C_S (ON)}{POWER REQUIREMENTS}$	35		35		pF typ	$f = 1 \text{ MHz}$ $V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
-	0.0001		0.0001		IIA tree	Digital Inputs = $0 \text{ V}$ or $5 \text{ V}$
${ m I}_{ m DD}$	0.0001	5	0.0001	5	μA typ μA max	
$I_{SS}$	0.0001	5	0.0001	5	μ A typ μA max	
$ m I_L$	0.0001	5	0.0001 1	5	μΑ typ μΑ max	

#### NOTES

Specifications subject to change without notice.

-2- REV. 0

¹Temperature ranges are as follows: B Versions: −40°C to +85°C; T Versions: −55°C to +125°C.

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

# Single Supply ( $V_{DD} = +12 \text{ V} \pm 10\%$ , $V_{SS} = 0 \text{ V}$ , $V_L = +5 \text{ V} \pm 10\%$ , GND = 0 V, unless otherwise noted)

	B Ver	rsion -40°C to	T Vers	ion -55°C to		
Parameter	+25°C	+85°C	+25°C	+125°C	Units	<b>Test Conditions/Comments</b>
ANALOG SIGNAL RANGE		0 V to V <sub>DD</sub>		0 V to V <sub>DD</sub>	V	
$R_{ON}$	40		40		Ω typ	$0 < V_D = 8.5 \text{ V}, I_S = -10 \text{ mA};$
	80	100	80	100	Ω max	$V_{\rm DD}$ = +10.8 V
LEAKAGE CURRENTS						$V_{\rm DD}$ = +13.2 V
Source OFF Leakage I <sub>S</sub> (OFF)	±0.1		±0.1		nA typ	$V_D = 12.2/1 \text{ V}, V_S = 1/12.2 \text{ V};$
	±0.25	$\pm 20$	±0.25	$\pm 20$	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.1		$\pm 0.1$		nA typ	$V_D = 12.2/1 \text{ V}, V_S = 1/12.2 \text{ V};$
	±0.25	±20	±0.25	±20	nA max	Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.1		$\pm 0.1$		nA typ	$V_D = V_S = +12.2 \text{ V/+1 V};$
	±0.4	±40	±0.4	±40	nA max	Test Circuit 3
DIGITAL INPUTS						
Input High Voltage, V <sub>INH</sub>		2.4		2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8		0.8	V max	
Input Current						
$I_{INL}$ or $I_{INH}$	0.005		0.005		μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
		±0.5		$\pm 0.5$	μA max	
DYNAMIC CHARACTERISTICS <sup>2</sup>						
$t_{ON}$	175		175		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;
611		250		250	ns max	$V_S = +8 \text{ V}$ ; Test Circuit 4
$t_{ m OFF}$	95		95		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
		125		125	ns max	$V_S = +8 \text{ V}$ ; Test Circuit 4
Break-Before-Make Time Delay, t <sub>D</sub>	25		25		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;
(ADG413 Only)						$V_{S1} = V_{S2} = +10 \text{ V};$
						Test Circuit 5
Charge Injection	25		25		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 10 \text{ nF};$
						Test Circuit 6
OFF Isolation	68		68		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ;
a a						Test Circuit 7
Channel-to-Channel Crosstalk	85		85		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz;$
C (OFF)					E +	Test Circuit 8
$C_{S}$ (OFF)	9		9		pF typ	f = 1 MHz
$C_{\rm D}$ (OFF)	9		_		pF typ	f = 1 MHz
$C_D, C_S(ON)$	35		35		pF typ	f = 1 MHz
POWER REQUIREMENTS						$V_{\rm DD} = +13.2 \text{ V}$
						Digital Inputs = $0 \text{ V}$ or $5 \text{ V}$
$I_{\mathrm{DD}}$	0.0001		0.0001		μA typ	
	1	5	1	5	μA max	
${ m I_L}$	0.0001		0.0001		μA typ	
	1	5	1	5	μA max	$V_{L} = +5.25 \text{ V}$

### NOTES

## Truth Table (ADG411/ADG412)

ADG411 In	ADG412 In	Switch Condition	
0	1	ON	
1	0	OFF	

## Truth Table (ADG413)

Logic	Switch 1, 4	Switch 2, 3
0	OFF ON	ON OFF

REV. 0 -3-

<sup>&</sup>lt;sup>1</sup>Temperature ranges are as follows: B Versions: -40°C to +85°C; T Versions: -55°C to +125°C.

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS1

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{DD}$ to $V_{SS}$
$V_{DD}$ to GND $$
$V_{SS}$ to GND
$V_L$ to GND
Analog, Digital Inputs <sup>2</sup> $V_{SS}$ –2 V to $V_{DD}$ +2 V or
30 mA, Whichever Occurs First
Continuous Current, S or D
Peak Current, S or D
(Pulsed at 1 ms, 10% Duty Cycle max)
Operating Temperature Range
Industrial (B Version)
Extended (T Version)
Storage Temperature Range65°C to +150°C
Junction Temperature+150°C
Cerdip Package, Power Dissipation900 mW
$\theta_{JA}$ Thermal Impedance

Lead Temperature, Soldering (10 sec)	. +300°C
Plastic Package, Power Dissipation	470 mW
$\theta_{IA}$ Thermal Impedance	117°C/W
Lead Temperature, Soldering (10 sec)	. +260°C
SOIC Package, Power Dissipation	600 mW
$\theta_{IA}$ Thermal Impedance	. 77°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	. +215°C
Infrared (15 sec)	. +220°C

### NOTES

<sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.


<sup>2</sup>Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

#### CAUTION.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG411/ADG412/ADG413 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# PIN CONFIGURATION (DIP/SOIC)



### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Option <sup>2</sup>
ADG411BN	-40°C to +85°C	N-16
ADG411BR	−40°C to +85°C	R-16A
ADG411TQ	−55°C to +125°C	Q-16
ADG412BN	–40°C to +85°C	N-16
ADG412BR	−40°C to +85°C	R-16A
ADG412TQ	−55°C to +125°C	Q-16
ADG413BN	–40°C to +85°C	N-16
ADG413BR	−40°C to +85°C	R-16A

#### NOTES

<sup>1</sup>To order MIL-STD-883, Class B processed parts, add /883B to T grade part numbers.

## TERMINOLOGY

$\overline{ m V_{DD}}$	Most positive power supply potential.	$\overline{C_D(OFF)}$	"OFF" switch drain capacitance.	
$V_{SS}$	Most negative power supply potential in dual	$C_D, C_S(ON)$	"ON" switch capacitance.	
	supplies. In single supply applications, it may be connected to GND.	$t_{ON}$	Delay between applying the digital control input and the output switching on.	
$V_{L}$	Logic power supply (+5 V).	t <sub>OFF</sub>	Delay between applying the digital control	
GND	Ground (0 V) reference.		input and the output switching off.	
S	Source terminal. May be an input or output.	$t_{\mathrm{D}}$	"OFF" time or "ON" time measured between	
D	Drain terminal. May be an input or output.		the 90% points of both switches, when switching	
IN	Logic control input.		from one address state to another.	
$R_{ON}$	Ohmic resistance between D and S.	Crosstalk	A measure of unwanted signal which is coupled	
I <sub>S</sub> (OFF)	Source leakage current with the switch "OFF."		through from one channel to another as a result	
$I_D$ (OFF)	Drain leakage current with the switch "OFF."	Off Isolation	of parasitic capacitance.  A measure of unwanted signal coupling	
$I_D$ , $I_S$ (ON)	Channel leakage current with the switch "ON."	On Isolation	through an "OFF" switch.	
$V_{D}(V_{S})$	Analog voltage on terminals D, S.	Charge	A measure of the glitch impulse transferred	
$C_S$ (OFF)	"OFF" switch source capacitance.	Injection	from the digital input to the analog output	
			during switching.	

-4- REV. 0

 $<sup>^{2}</sup>N$  = Plastic DIP; R = 0.15" Small Outline IC (SOIC); Q = Cerdip.

# **Typical Performance Graphs**




Figure 1. On Resistance as a Function of  $V_D$  ( $V_S$ ) Dual Supplies




Figure 2. On Resistance as a Function of  $V_D \left( V_S \right)$  for Different Temperatures




Figure 3. Leakage Currents as a Function of Temperature




Figure 4. On Resistance as a Function of  $V_D$  ( $V_S$ ) Single Supply




Figure 5. Supply Current vs. Input Switching Frequency




Figure 6. Leakage Currents as a Function of  $V_D$  ( $V_S$ )

REV. 0 –5–




Figure 7. Off Isolation vs. Frequency




Figure 8. Crosstalk vs. Frequency

### TRENCH ISOLATION

In the ADG411, ADG412 and ADG413, an insulating oxide layer (trench) is placed between the NMOS and the PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in Junction Isolated switches, are eliminated, the result being a completely latch-up proof switch.

In Junction Isolation, the N and P wells of the PMOS and NMOS transistors form a diode which is reverse-biased under normal operation. However, during overvoltage conditions, this diode becomes forward biased. A Silicon-Controlled Rectifier (SCR) type circuit is formed by the two transistors causing a significant amplification of the current which, in turn, leads to latch-up. With Trench Isolation, this diode is removed, the result being a latch-up proof switch.

Trench Isolation also leads to lower leakage currents. The ADG411, ADG412 and ADG413 have a leakage current of 0.25 nA as compared with a leakage current of several nanoamps in non-Trench Isolated switches. Leakage current is an important parameter in sample-and-hold circuits, this current being responsible for the discharge of the holding capacitor with time causing droop. The ADG411/ADG412/ADG413's low leakage current, along with its fast switching speeds, make it suitable for fast and accurate sample-and-hold circuits.




Figure 9. Trench Isolation

#### **APPLICATION**

Figure 10 illustrates a precise, fast sample-and-hold circuit. An AD845 is used as the input buffer while the output operational amplifier is an AD711. During the track mode, SW1 is closed and the output  $V_{\rm OUT}$  follows the input signal  $V_{\rm IN}$ . In the hold mode, SW1 is opened and the signal is held by the hold capacitor  $C_{\rm H}$ .

Due to switch and capacitor leakage, the voltage on the hold capacitor will decrease with time. The ADG411/ADG412/ADG413 minimizes this droop due to its low leakage specifications. The droop rate is further minimized by the use of a polystyrene hold capacitor. The droop rate for the circuit shown is typically 30  $\mu$ V/ $\mu$ s.

A second switch SW2, which operates in parallel with SW1, is included in this circuit to reduce pedestal error. Since both switches will be at the same potential, they will have a differential effect on the op amp AD711 which will minimize charge injection effects. Pedestal error is also reduced by the compensation network  $R_{\rm C}$  and  $C_{\rm C}$ . This compensation network also reduces the hold time glitch while optimizing the acquisition time. Using the illustrated op amps and component values, the pedestal error has a maximum value of 5 mV over the  $\pm 10$  V input range. Both the acquisition and settling times are 850 ns.







Figure 10. Fast, Accurate Sample-and-Hold

-6- REV. 0


## **Test Circuits**









Test Circuit 2. Off Leakage




Test Circuit 3. On Leakage



Test Circuit 4. Switching Times





Test Circuit 5. Break-Before-Make Time Delay



Test Circuit 6. Charge Injection

REV. 0






Test Circuit 7. Off Isolation

Test Circuit 8. Channel-to-Channel Crosstalk


### MECHANICAL INFORMATION

Dimensions are shown in inches and (mm).

### 16-Pin Cerdip (Q-16)



16-Pin Plastic DIP (N-16)



16-Pin SOIC (R-16A)

