

Ultraprecision Low Noise, 2.048 V/2.500 V/ 3.00 V/5.00 V XFET® Voltage References

ADR420/ADR421/ADR423/ADR425

FEATURES

Low Noise (0.1 Hz to 10 Hz) ADR420: 1.75 μV p-p ADR421: 1.75 μV p-p ADR423: 2.0 μV p-p ADR425: 3.4 μV p-p

Low Temperature Coefficient: 3 ppm/°C Long-Term Stability: 50 ppm/1000 Hours

Load Regulation: 70 ppm/mA Line Regulation: 35 ppm/V Low Hysteresis: 40 ppm Typical

Wide Operating Range ADR420: 4 V to 18 V ADR421: 4.5 V to 18 V ADR423: 5 V to 18 V ADR425: 7 V to 18 V

Quiescent Current: 0.5 mA Maximum

High Output Current: 10 mA

Wide Temperature Range: -40°C to +125°C

APPLICATIONS

Precision Data Acquisition Systems
High Resolution Converters
Battery Powered Instrumentation
Portable Medical Instruments
Industrial Process Control Systems
Precision Instruments
Optical Network Control Circuits

GENERAL DESCRIPTION

The ADR42x series are ultraprecision second-generation XFET voltage references featuring low noise, high accuracy, and excellent long-term stability in SOIC and MSOP footprints. Patented temperature drift curvature correction technique and XFET (eXtra implanted junction FET) technology minimize nonlinearity of the voltage change with temperature. The XFET architecture offers superior accuracy and thermal hysteresis to the band gap references. It also operates at lower power and lower supply headroom than the buried Zener references.

The superb noise, stable and accurate characteristics of ADR42x make them ideal for precision conversion applications such as optical network and medical equipment. The ADR42x trim terminal can also be used to adjust the output voltage over a $\pm 0.5\%$ range without compromising any other performance. The ADR42x series voltage references offer two electrical grades and are specified over the extended industrial temperature range of -40° C to $+125^{\circ}$ C. Devices are available in 8-lead SOIC-8 or 30% smaller 8-lead MSOP-8 packages.

REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

PIN CONFIGURATION

Surface-Mount Packages 8-Lead SOIC 8-Lead MSOP



NIC = NO INTERNAL CONNECTION TP = TEST PIN (DO NOT CONNECT)

Table I. ADR42x Products

	Output Voltage		tial curacy	Temperature Coefficient
Model	$\mathbf{v_o}$	\mathbf{mV}	%	(ppm/°C)
ADR420	2.048	1, 3	0.05, 0.15	3, 10
ADR421	2.50	1, 3	0.04, 0.12	3, 10
ADR423	3.00	1.5, 4	0.04, 0.12	3, 10
ADR425	5.00	2, 6	0.04, 0.12	3, 10

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com

Fax: 781/326-8703 © 2003, Analog Devices, Inc. All rights reserved.

ADR42x—SPECIFICATIONS

ADR420 ELECTRICAL SPECIFICATIONS (@ $V_{IN} = 5.0 \text{ V}$ to 15.0 V, $T_A = 25^{\circ}\text{C}$, unless otherwise noted.)

Parameter		Symbol	Conditions	Min	Typ	Max	Unit
Output Voltage	A Grade	Vo		2.045	2.048	2.051	V
Initial Accuracy		V_{OERR}		-3		+3	mV
				-0.15		+0.15	%
Output Voltage	B Grade	V_{O}		2.047	2.048	2.049	V
Initial Accuracy		V_{OERR}		-1		+1	mV
				-0.05		+0.05	%
Temperature Coefficient	A Grade	TCVo	$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$		2	10	ppm/°C
	B Grade				1	3	ppm/°C
Supply Voltage Headroo	m	$V_{IN} - V_{O}$		2			V
Line Regulation		$\Delta V_{O}/\Delta V_{IN}$	$V_{IN} = 5 \text{ V to } 18 \text{ V}$		10	35	ppm/V
			$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$				
Load Regulation		$\Delta V_{O}/\Delta I_{LOAD}$	$I_{LOAD} = 0 \text{ mA to } 10 \text{ mA}$			70	ppm/mA
			$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$				
Quiescent Current		I_{IN}	No Load		390	500	μΑ
			$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$			600	μΑ
Voltage Noise		e _N p-p	0.1 Hz to 10 Hz		1.75		μV p <u>-p</u>
Voltage Noise Density		e_N	1 kHz		60		nV/\sqrt{Hz}
Turn-On Settling Time		t_R			10		μs
Long-Term Stability		$\Delta V_{\rm O}$	1,000 Hours		50		ppm
Output Voltage Hysteres	sis	V_{O_HYS}			40		ppm
Ripple Rejection Ratio		RRR	$f_{IN} = 10 \text{ kHz}$		75		dB
Short Circuit to GND		I_{SC}			27		mA

Specifications subject to change without notice.

ADR421 ELECTRICAL SPECIFICATIONS (@ $V_{IN} = 5.0 \text{ V}$ to 15.0 V, $T_A = 25^{\circ}\text{C}$, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Output Voltage A Grade	Vo		2.497	2.500	2.503	V
Initial Accuracy	V _{OERR}		-3		+3	mV
			-0.12		+0.12	%
Output Voltage B Grade	V_{O}		2.499	2.500	2.501	V
Initial Accuracy	V_{OERR}		-1		+1	mV
			-0.04		+0.04	%
Temperature Coefficient A Grade	TCV_{O}	$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$		2	10	ppm/°C
B Grade				1	3	ppm/°C
Supply Voltage Headroom	$V_{IN} - V_{O}$		2			V
Line Regulation	$\Delta V_{\rm O}/\Delta V_{\rm IN}$	$V_{IN} = 5 \text{ V to } 18 \text{ V}$		10	35	ppm/V
		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$				
Load Regulation	$\Delta V_{O}/\Delta I_{LOAD}$	$I_{LOAD} = 0 \text{ mA to } 10 \text{ mA}$			70	ppm/mA
		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$				
Quiescent Current	I_{IN}	No Load		390	500	μΑ
		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$			600	μΑ
Voltage Noise	e _N p-p	0.1 Hz to 10 Hz		1.75		μV p <u>-p</u>
Voltage Noise Density	e_N	1 kHz		80		nV/\sqrt{Hz}
Turn-On Settling Time	t_R			10		μs
Long-Term Stability	$\Delta V_{ m O}$	1,000 Hours		50		ppm
Output Voltage Hysteresis	V_{O_HYS}			40		ppm
Ripple Rejection Ratio	RRR	$f_{IN} = 10 \text{ kHz}$		75		dB
Short Circuit to GND	I_{SC}			27		mA

Specifications subject to change without notice.

-2- REV. C

ADR423 ELECTRICAL SPECIFICATIONS (@ $V_{IN} = 5.0 \text{ V}$ to 15.0 V, $T_A = 25^{\circ}\text{C}$, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Output Voltage A Grade	Vo		2.996	3.000	3.004	V
Initial Accuracy	V_{OERR}		-4		+4	mV
			-0.13		+0.13	%
Output Voltage B Grade	V_{O}		2.9985	3.000	3.0015	V
Initial Accuracy	V_{OERR}		-1.5		+1.5	mV
			-0.04		+0.04	%
Temperature Coefficient A Grade	TCV_{O}	$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$		2	10	ppm/°C
B Grade				1	3	ppm/°C
Supply Voltage Headroom	$V_{IN} - V_{O}$		2			V
Line Regulation	$\Delta V_{O}/\Delta V_{IN}$	$V_{IN} = 5 \text{ V to } 18 \text{ V}$		10	35	ppm/V
		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$				
Load Regulation	$\Delta V_{O}/\Delta I_{LOAD}$	$I_{LOAD} = 0 \text{ mA to } 10 \text{ mA}$			70	ppm/mA
		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$				
Quiescent Current	I_{IN}	No Load		390	500	μΑ
		-40° C < T_A < $+125^{\circ}$ C			600	μΑ
Voltage Noise	e _N p-p	0.1 Hz to 10 Hz		2		μV p-p
Voltage Noise Density	e_N	1 kHz		90		nV/\sqrt{Hz}
Turn-On Settling Time	t_R			10		μs
Long-Term Stability	ΔV_{O}	1,000 Hours		50		ppm
Output Voltage Hysteresis	V_{O_HYS}			40		ppm
Ripple Rejection Ratio	RRR	$f_{IN} = 10 \text{ kHz}$		75		dB
Short Circuit to GND	I_{SC}			27		mA

Specifications subject to change without notice.

ADR425 ELECTRICAL SPECIFICATIONS (@ $V_{\text{IN}} = 7.0 \text{ V}$ to 15.0 V, $T_{\text{A}} = 25 ^{\circ}\text{C}$, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Output Voltage A Grade	Vo		4.994	5.000	5.006	V
Initial Accuracy	V_{OERR}		-6		+6	mV
			-0.12		+0.12	%
Output Voltage B Grade	V_{O}		4.998	5.000	5.002	V
Initial Accuracy	V_{OERR}		-2		+2	mV
			-0.04		+0.04	%
Temperature Coefficient A Grade	TCV_{O}	$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$		2	10	ppm/°C
B Grade				1	3	ppm/°C
Supply Voltage Headroom	$V_{IN} - V_{O}$		2			V
Line Regulation	$\Delta V_{\rm O}/\Delta V_{\rm IN}$	$V_{IN} = 7 \text{ V} \text{ to } 18 \text{ V}$		10	35	ppm/V
		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$				
Load Regulation	$\Delta V_{O}/\Delta I_{LOAD}$	$I_{LOAD} = 0 \text{ mA to } 10 \text{ mA}$			70	ppm/mA
		-40° C < T_A < $+125^{\circ}$ C				
Quiescent Current	I_{IN}	No Load		390	500	μΑ
		-40° C < T_A < $+125^{\circ}$ C			600	μA
Voltage Noise	e _N p-p	0.1 Hz to 10 Hz		3.4		μV p <u>-p</u>
Voltage Noise Density	e_N	1 kHz		110		nV/\sqrt{Hz}
Turn-On Settling Time	t_R			10		μs
Long-Term Stability	ΔV_{O}	1,000 Hours		50		ppm
Output Voltage Hysteresis	V_{O_HYS}			40		ppm
Ripple Rejection Ratio	RRR	$f_{IN} = 10 \text{ kHz}$		75		dB
Short Circuit to GND	I_{SC}			27		mA

Specifications subject to change without notice.


REV. C -3-


ABSOLUTE MAXIMUM RATINGS*

Supply Voltage
Output Short-Circuit Duration to GND Indefinite
Storage Temperature Range
R, RM Packages65°C to +150°C
Operating Temperature Range
ADR42x40°C to +125°C
Junction Temperature Range
R, RM Packages65°C to +150°C
Lead Temperature Range (Soldering, 60 sec) 300°C
*Absolute maximum ratings apply at 25°C, unless otherwise noted.

PIN CONFIGURATIONS

SOIC-8 MSOP-8





NIC = NO INTERNAL CONNECTION TP = TEST PIN (DO NOT CONNECT)

PIN FUNCTION DESCRIPTIONS

Pin	Mnemonic	Description
1, 8	ТР	Test Pin. There are actual connections in TP pins but they are reserved for factory testing purposes. Users should not connect anything to TP pins, otherwise the device may not function properly.
2	V_{IN}	Input Voltage
3, 7	NIC	No Internal Connect. NICs have no internal connections.
4	GND	Ground Pin = 0 V
5	TRIM	Trim Terminal. It can be used to adjust the output voltage over a $\pm 0.5\%$ range without affecting the temperature coefficient.
6	V _{OUT}	Output Voltage

Package Type	θ_{JA} *	Unit
8-Lead MSOP (RM)	190	°C/W
8-Lead SOIC (R)	130	°C/W

^{*} θ_{JA} is specified for the worst-case conditions, i.e., θ_{JA} is specified for device soldered in circuit board for surface-mount packages.

ORDERING GUIDE

	Output	Initia	1	Temperature				Number of	Temperature
Model	Voltage V _O	Accus mV	acy %	Coefficient (ppm/°C)	Package Description	Package Option	Top Mark	Parts per Reel	Range (°C)
ADR420AR	2.048	3	0.15	10	SOIC	R-8	ADR420	98	-40 to +125
ADR420AR-Reel7	2.048	3	0.15	10	SOIC	R-8	ADR420	3,000	-40 to +125
ADR420BR	2.048	1	0.05	3	SOIC	R-8	ADR420	98	-40 to +125
ADR420BR-Reel7	2.048	1	0.05	3	SOIC	R-8	ADR420	3,000	-40 to +125
ADR420ARM-Reel7	2.048	3	0.15	10	MSOP	RM-8	R4A	1,000	-40 to +125
ADR421AR	2.50	3	0.12	10	SOIC	R-8	ADR421	98	-40 to +125
ADR421AR-Reel7	2.50	3	0.12	10	SOIC	R-8	ADR421	3,000	-40 to +125
ADR421BR	2.50	1	0.04	3	SOIC	R-8	ADR421	98	-40 to +125
ADR421BR-Reel7	2.50	1	0.04	3	SOIC	R-8	ADR421	3,000	-40 to +125
ADR421ARM-Reel7	2.50	3	0.12	10	MSOP	RM-8	R5A	1,000	-40 to +125
ADR423AR	3.00	4	0.13	10	SOIC	R-8	ADR423	98	-40 to +125
ADR423AR-Reel7	3.00	4	0.13	10	SOIC	R-8	ADR423	3,000	-40 to +125
ADR423BR	3.00	1.5	0.04	3	SOIC	R-8	ADR423	98	-40 to +125
ADR423BR-Reel7	3.00	1.5	0.04	3	SOIC	R-8	ADR423	3,000	-40 to +125
ADR423ARM-Reel7	3.00	4	0.13	10	MSOP	RM-8	R6A	1,000	-40 to +125
ADR425AR	5.00	6	0.12	10	SOIC	R-8	ADR425	98	-40 to +125
ADR425AR-Reel7	5.00	6	0.12	10	SOIC	R-8	ADR425	3,000	-40 to +125
ADR425BR	5.00	2	0.04	3	SOIC	R-8	ADR425	98	-40 to +125
ADR425BR-Reel7	5.00	2	0.04	3	SOIC	R-8	ADR425	3,000	-40 to +125
ADR425ARM-Reel7	5.00	6	0.12	10	MSOP	RM-8	R7A	1,000	-40 to +125

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD42x features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PARAMETER DEFINITIONS

Temperature Coefficient

The change of output voltage over the operating temperature range and normalized by the output voltage at 25°C, expressed in ppm/°C. The equation follows:

$$TCV_O(ppm/^{\circ}C) = \frac{V_O(T_2) - V_O(T_1)}{V_O(25^{\circ}C) \times (T_2 - T_1)} \times 10^6$$

where

 $V_O(25^{\circ}C) = V_O \text{ at } 25^{\circ}C$

 $V_O(T_1) = V_O$ at Temperature 1

 $V_O(T_2) = V_O$ at Temperature 2

Line Regulation

The change in output voltage due to a specified change in input voltage. It includes the effects of self-heating. Line regulation is expressed in either percent per volt, parts-per-million per volt, or microvolts per volt change in input voltage.

Load Regulation

The change in output voltage due to a specified change in load current. It includes the effects of self-heating. Load regulation is expressed in either microvolts per milliampere, parts-per-million per milliampere, or ohms of dc output resistance.

Long-Term Stability

Typical shift of output voltage at 25°C on a sample of parts subjected to operation life test of 1000 hours at 125°C:

$$\begin{split} \Delta V_{o} &= V_{o}(t_{0}) - V_{o}(t_{1}) \\ \Delta V_{o}\left(ppm\right) &= \frac{V_{o}(t_{0}) - V_{o}(t_{1})}{V_{o}(t_{0})} \times 10^{6} \end{split}$$

where

 $V_O(t_0) = V_O$ at 25°C at Time 0

 $V_O(t_1) = V_O$ at 25°C after 1,000 hours operation at 125°C

Thermal Hysteresis

Thermal hysteresis is defined as the change of output voltage after the device is cycled through temperature from $+25^{\circ}$ C to -40° C to $+125^{\circ}$ C and back to $+25^{\circ}$ C. This is a typical value from a sample of parts put through such a cycle.

$$\begin{split} V_{O_HYS} &= V_O(25^{\circ}C) - V_{O_TC} \\ V_{O_HYS} \ (ppm) &= \frac{V_O(25^{\circ}C) - V_{O_TC}}{V_O(25^{\circ}C)} \times 10^6 \end{split}$$

where

 $V_{\rm O} (25^{\circ} C) = V_{\rm O} \text{ at } 25^{\circ} C$

 V_{O_TC} = V_O at 25°C after temperature cycle at +25°C to -40°C to +125°C and back to +25°C

Input Capacitor


Input capacitors are not required on the ADR42x. There is no limit for the value of the capacitor used on the input, but a 1 μ F to 10 μ F capacitor on the input will improve transient response in applications where the supply suddenly changes. An additional 0.1 μ F in parallel will also help to reduce noise from the supply.

Output Capacitor


The ADR42x does not need output capacitors for stability under any load condition. An output capacitor, typically 0.1 μF , will filter out any low level noise voltage and will not affect the operation of the part. On the other hand, the load transient response can be improved with an additional 1 μF to 10 μF output capacitor in parallel. A capacitor here will act as a source of stored energy for sudden increase in load current. The only parameter that will degrade by adding an output capacitor, is turn-on time, and it depends on the size of the capacitor chosen.

REV. C -5-


ADR42x Series—Typical Performance Characteristics




TPC 1. ADR420 Typical Output Voltage vs. Temperature




TPC 4. ADR425 Typical Output Voltage vs. Temperature




TPC 2. ADR421 Typical Output Voltage vs. Temperature



TPC 5. ADR420 Supply Current vs. Input Voltage




TPC 3. ADR423 Typical Output Voltage vs. Temperature




TPC 6. ADR421 Supply Current vs. Input Voltage


-6- REV. C




TPC 7. ADR423 Supply Current vs. Input Voltage




TPC 8. ADR425 Supply Current vs. Input Voltage




TPC 9. ADR420 Load Regulation vs. Temperature



TPC 10. ADR421 Load Regulation vs. Temperature




TPC 11. ADR423 Load Regulation vs. Temperature




TPC 12. ADR425 Load Regulation vs. Temperature


REV. C -7-




TPC 13. ADR420 Line Regulation vs. Temperature




TPC 14. ADR421 Line Regulation vs. Temperature




TPC 15. ADR423 Line Regulation vs. Temperature



TPC 16. ADR425 Line Regulation vs. Temperature




TPC 17. ADR420 Minimum Input-Output Voltage Differential vs. Load Current




TPC 18. ADR421 Minimum Input-Output Voltage Differential vs. Load Current


-8- REV. C




TPC 19. ADR423 Minimum Input-Output Voltage Differential vs. Load Current




TPC 20. ADR425 Minimum Input-Output Voltage Differential vs. Load Current




TPC 21. ADR421 Typical Hysteresis



TPC 22. ADR421 Typical Noise Voltage 0.1 Hz to 10 Hz




TPC 23. Typical Noise Voltage 10 Hz to 10 kHz




TPC 24. Voltage Noise Density vs. Frequency


REV. C –9–




TPC 25. ADR421 Line Transient Response



TPC 26. ADR421 Line Transient Response




TPC 27. ADR421 Load Transient Response




TIME - 100µs/DIV

TPC 28. ADR421 Load Transient Response




TPC 29. ADR421 Turn-Off Response




TPC 30. ADR421 Turn-On Response


-10- REV. C




TPC 31. ADR421 Turn-Off Response




TPC 32. ADR421 Turn-On Response



TPC 33. ADR421 Turn-On/Turn-Off Response



TPC 34. Output Impedance vs. Frequency



TPC 35. Ripple Rejection vs. Frequency

REV. C –11–

THEORY OF OPERATION

The ADR42x series of references uses a new reference generation technique known as XFET (eXtra implanted junction FET). This technique yields a reference with low supply current, good thermal hysteresis, and exceptionally low noise. The core of the XFET reference consists of two junction field-effect transistors (JFET), one of which has an extra channel implant to raise its pinch-off voltage. By running the two JFETs at the same drain current, the difference in pinch-off voltage can be amplified and used to form a highly stable voltage reference.

The intrinsic reference voltage is around 0.5 V with a negative temperature coefficient of about –120 ppm/°C. This slope is essentially constant to the dielectric constant of silicon and can be closely compensated by adding a correction term generated in the same fashion as the proportional-to-temperature (PTAT) term used to compensate band gap references. The big advantage over a band gap reference is that the intrinsic temperature coefficient is some 30 times lower (therefore requiring less correction), resulting in much lower noise since most of the noise of a band gap reference comes from the temperature compensation circuitry.

Figure 1 shows the basic topology of the ADR42x series. The temperature correction term is provided by a current source with a value designed to be proportional to absolute temperature. The general equation is:

$$V_{OUT} = G \times (\Delta V_P - R1 \times I_{PTAT}) \tag{1}$$

where G is the gain of the reciprocal of the divider ratio, ΔV_P is the difference in pinch-off voltage between the two JFETs, and I_{PTAT} is the positive temperature coefficient correction current. ADR42x are created by on-chip adjustment of R2 and R3 to achieve 2.048 V or 2.500 V at the reference output, respectively.




Figure 1. Simplified Schematic

Device Power Dissipation Considerations

The ADR42x family of references is guaranteed to deliver load currents to 10 mA with an input voltage that ranges from 4.5 V to 18 V. When these devices are used in applications at higher currents, users should account for the temperature effects due to the power dissipation increases with the following equation:

$$T_I = P_D \times \theta_{IA} + T_A \tag{2}$$

where T_J and T_A are the junction and ambient temperatures, respectively, P_D is the device power dissipation, and θ_{JA} is the device package thermal resistance.

Basic Voltage Reference Connections

Voltage references, in general, require a bypass capacitor connected from $V_{\rm OUT}$ to GND. The circuit in Figure 2 illustrates the basic configuration for the ADR42x family of references. Other than a 0.1 μF capacitor at the output to help improve noise suppression, a large output capacitor at the output is not required for circuit stability.




Figure 2. Basic Voltage Reference Configuration

Noise Performance

The noise generated by the ADR42x family of references is typically less than 2 μ V p-p over the 0.1 Hz to 10 Hz band for ADR420, ADR421, and ADR423. TPC 22 shows the 0.1 Hz to 10 Hz noise of the ADR421, which is only 1.75 μ V p-p. The noise measurement is made with a band-pass filter made of a 2-pole high-pass filter with a corner frequency at 0.1 Hz and a 2-pole low-pass filter with a corner frequency at 10 Hz.

Turn-On Time

Upon application of power (cold start), the time required for the output voltage to reach its final value within a specified error band is defined as the turn-on settling time. Two components normally associated with this are the time for the active circuits to settle, and the time for the thermal gradients on the chip to stabilize. TPC 29 through TPC 33, inclusive, show the turn-on settling time for the ADR421.

APPLICATIONS

Output Adjustment

The ADR42x trim terminal can be used to adjust the output voltage over a $\pm 0.5\%$ range. This feature allows the system designer to trim system errors out by setting the reference to a voltage other than the nominal. This is also helpful if the part is used in a system at temperature to trim out any error. Adjustment of the output has negligible effect on the temperature performance of the device. To avoid degrading temperature coefficients, both the trimming potentiometer and the two resistors need to be low temperature coefficient types, preferably <100 ppm/°C.




Figure 3. Output Trim Adjustment

–12– REV. C

Reference for Converters in Optical Network Control Circuits

In the upcoming high capacity, all-optical router network, Figure 4 employs arrays of micromirrors to direct and route optical signals from fiber to fiber, without first converting them to electrical form, which reduces the communication speed. The tiny micromechanical mirrors are positioned so that each is illuminated by a single wavelength that carries unique information and can be passed to any desired input and output fiber. The mirrors are tilted by the dual-axis actuators controlled by precision ADCs and DACs within the system. Due to the microscopic movement of the mirrors, not only is the precision of the converters important, but the noise associated with these controlling converters is also extremely critical, because total noise within the system can be multiplied by the numbers of converters employed. As a result, the ADR42x is necessary for this application for its exceptional low noise to maintain the stability of the control loop.




Figure 4. All-Optical Router Network

A Negative Precision Reference without Precision Resistors

In many current-output CMOS DAC applications, where the output signal voltage must be of the same polarity as the reference voltage, it is often required to reconfigure a current-switching DAC into a voltage-switching DAC through the use of a 1.25 V reference, an op amp, and a pair of resistors. Using a currentswitching DAC directly requires the need for an additional operational amplifier at the output to reinvert the signal. A negative voltage reference is then desirable from the point that an additional operational amplifier is not required for either reinversion (current-switching mode) or amplification (voltageswitching mode) of the DAC output voltage. In general, any positive voltage reference can be converted into a negative voltage reference through the use of an operational amplifier and a pair of matched resistors in an inverting configuration. The disadvantage to that approach is that the largest single source of error in the circuit is the relative matching of the resistors used.

A negative reference can easily be generated by adding a precision op amp and configuring as in Figure 5. $V_{\rm OUT}$ is at virtual ground and, therefore, the negative reference can be taken directly from the output of the op amp. The op amp must be dual supply, low offset, and have rail-to-rail capability if negative supply voltage is close to the reference output.




Figure 5. Negative Reference

High Voltage Floating Current Source

The circuit of Figure 6 can be used to generate a floating current source with minimal self-heating. This particular configuration can operate on high supply voltages determined by the breakdown voltage of the N-channel JFET.




Figure 6. High Voltage Floating Current Source

Kelvin Connections

In many portable instrumentation applications, where PC board cost and area go hand-in-hand, circuit interconnects are very often of dimensionally minimum width. These narrow lines can cause large voltage drops if the voltage reference is required to provide load currents to various functions. In fact, a circuit's interconnects can exhibit a typical line resistance of 0.45 m Ω / square (1 oz. Cu, for example). Force and sense connections, also referred to as Kelvin connections, offer a convenient method of eliminating the effects of voltage drops in circuit wires. Load currents flowing through wiring resistance produce an error $(V_{ERROR} = R \times I_L)$ at the load. However, the Kelvin connection of Figure 7 overcomes the problem by including the wiring resistance within the forcing loop of the op amp. Since the op amp senses the load voltage, op amp loop control forces the output to compensate for the wiring error and to produce the correct voltage at the load.




Figure 7. Advantage of Kelvin Connection

REV. C –13–

Dual Polarity References




Figure 8. +5 V and -5 V Reference Using ADR425




Figure 9. +2.5 V and -2.5 V Reference Using ADR425

Dual polarity references can easily be made with an op amp and a pair of resistors. In order not to defeat the accuracy obtained by ADR42x, it is imperative to match the resistance tolerance as well as the temperature coefficient of all the components.

Programmable Current Source




Figure 10. Programmable Current Source

Together with a digital potentiometer and a Howland current pump, ADR425 forms the reference source for a programmable current as

$$I_{L=} \frac{\left(\frac{R2_A + R2_B}{R1}\right)}{R2_B} \times V_W \tag{3}$$

and

$$V_{W} = \frac{D}{2^{N}} \times V_{REF} \tag{4}$$

where

D = Decimal Equivalent of the Input CodeN = Number of Bits

In addition, R1' and R2' must be equal to R1 and $R2_A + R2_B$, respectively. $R2_B$ in theory can be made as small as needed to achieve the current needed within A2 output current driving capability. In this example, OP2177 is able to deliver a maximum of 10 mA. Since the current pump employs both positive and negative feedback, capacitors C1 and C2 are needed to ensure the negative feedback prevails and, therefore, avoids oscillation. This circuit also allows bidirectional current flow if the inputs V_A and V_B of the digital potentiometer are supplied with the dual polarity references as shown previously.

Programmable DAC Reference Voltage

With a multichannel DAC such as a Quad 12-bit voltage output DAC AD7398, one of its internal DACs and an ADR42x voltage reference can be used as a common programmable $V_{\it REFX}$ for the rest of the DACs. The circuit configuration is shown in Figure 11. The relationship of $V_{\it REFX}$ to $V_{\it REF}$ depends upon the digital code and the ratio of R1 and R2 and is given by:

$$V_{REFX} = \frac{V_{REF} \times \left(1 + \frac{R2}{R1}\right)}{\left(1 + \frac{D}{2^N} \times \frac{R2}{R1}\right)}$$
(5)

where

D = Decimal Equivalent of Input Code andN = Number of Bits

 V_{REF} = Applied External Reference

 V_{REFX} = Reference Voltage for DAC A to D

-14-REV. C

Table II. V_{REFX} vs. R1 and R2

R1, R2	Digital Code	V _{REF}
R1 = R2	0000 0000 0000	2 V _{REF}
R1 = R2	1000 0000 0000	$1.3 V_{REF}$
R1 = R2	1111 1111 1111	V_{REF}
R1 = 3R2	0000 0000 0000	4 V _{REF}
R1 = 3R2	1000 0000 0000	$1.6~\mathrm{V}_{\mathrm{REF}}$
R1 = 3R2	1111 1111 1111	V_{REF}




Figure 11. Programmable DAC Reference

Precision Voltage Reference for Data Converters

The ADR42x family has a number of features that make it ideal for use with ADCs and DACs converters. The exceptional low noise, tight temperature coefficient, and high accuracy characteristics make the ADR42x ideal for low noise applications such as cellular base station applications.

Another example of ADC for which the ADR421 is also well-suited is the AD7701. Figure 12 shows the ADR421 used as the precision reference for this converter. The AD7701 is a 16-bit ADC with on-chip digital filtering intended for the measurement of wide dynamic range and low frequency signals such as those representing chemical, physical, or biological processes. It contains a charge-balancing (sigma-delta) ADC, calibration microcontroller with on-chip static RAM, clock oscillator, and serial communications port.




Figure 12. Voltage Reference for 16-Bit ADC AD7701

Precision Boosted Output Regulator

A precision voltage output with boosted current capability can be realized with the circuit shown in Figure 13. In this circuit, U2 forces $V_{\rm O}$ to be equal to $V_{\rm REF}$ by regulating the turn on of N1, therefore, the load current will be furnished by $V_{\rm IN}$. In this configuration, a 50 mA load is achievable at $V_{\rm IN}$ of 5 V. Moderate heat will be generated on the MOSFET and higher current can be achieved with a replacement of the larger device. In addition, for heavy capacitive load with step input, a buffer may be added at the output to enhance the transient response.




Figure 13. Precision Boosted Output Regulator


REV. C -15-

OUTLINE DIMENSIONS

8-Lead Standard Small Outline Package [SOIC] Narrow Body

(R-8)


Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-012AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

8-Lead microSOIC Package [MSOP] (RM-8)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-187AA

Revision History

Location	Page
1/03—Data Sheet changed from REV. B to REV. C.	
Changed Mini_SOIC to MSOP	UNIVERSAL
Changes to ORDERING GUIDE	
Corrections to Y-axis labels in TPCs 21 and 24	9
Enhancement to Figure 13	
Updated OUTLINE DIMENSIONS	
3/02—Data Sheet changed from REV. A to REV. B.	
Edits to ORDERING GUIDE	
Deletion of Precision Voltage Regulator section	
Addition of Precision Boosted Output Regulator section	
Addition of Figure 13	
Data Sheet changed from REV. 0 to REV. A.	
Addition of ADR423 and ADR425 to ADR420/ADR421	UNIVERSAL
40	DEV. O