

2.2V, 12-Bit, 4-Channel, *micro*POWER™ ANALOG-TO-DIGITAL CONVERTER WITH I²C INTERFACE

Check for Samples: ADS7924

FEATURES

www.ti.com

- Intelligent Monitoring:
 - Auto-Sequencing of 4-Channel Multiplexer
 - Individual Alarm Thresholds for Each Channel
 - Programmable Scan Rate
- Micropower Monitoring:
 - Four-Channel Scanning:
 - Every 1ms \rightarrow 25 μW
 - Every 10ms \rightarrow 5 μW
 - < 1µA of Power-Down Current</p>
 - Programmable Interrupt Pin Controls Shutdown/Wakeup of the Microcontroller
 - Auto Power-Down Control
 - PWRCON Pin Allows Shutdown of External Op Amp
- Wide Supply Range:
 - Analog Supply: 2.2V to 5.5V
 - Digital Supply: 1.65V to 5.5V
- Small Footprint: 3mm × 3mm QFN

APPLICATIONS

- Portable and Battery-Powered Systems:
 - Medical, Communications, Remote Sensor Signal Monitoring, Power-Supply Monitoring
- Energy Harvesting

ÆΑ


DESCRIPTION

ADS7924 The is four-channel, 12-bit. а analog-to-digital converter (ADC) with an I²C™ interface. With its low-power ADC core, support for low-supply operation, and a flexible measurement that essentially sequencer eliminates power consumption between conversions, the ADS7924 forms a complete monitoring system for power-critical applications such as battery-powered equipment and energy harvesting systems.

The ADS7924 features dedicated data registers and onboard programmable digital threshold comparators for each input. Alarm conditions can be programmed that generate an interrupt. The combination of data buffering, programmable threshold comparisons, and alarm interrupts minimize the host microcontroller time needed to supervise the ADS7924.

The four-channel input multiplexer (MUX) is routed through external pins to allow a common signal conditioning circuit to be used between the MUX and ADC, thereby reducing overall component count. The low-power ADC uses the analog supply as its reference and can acquire and convert signals in only 10μ s. An onboard oscillator eliminates the need to supply a master clock.

The ADS7924 is offered in a small $3mm \times 3mm$ QFN and is fully specified for operation over the industrial temperature range of -40° C to $+85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

*micro*POWER is a trademark of Texas Instruments Incorporated. I²C is a trademark of NXP Semiconductors.

All other trademarks are the property of their respective owners.





SBAS482A – JANUARY 2010 – REVISED MAY 2010

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range, unless otherwise noted.

	ADS7924	UNIT
Supply voltage, AVDD to AGND	-0.3 to +6	V
Supply voltage, DVDD to DGND	-0.3 to +6	V
Supply voltage, DVDD to AVDD	AVDD ≥ DVDD	V
AGND to DGND	-0.3 to +0.3	V
Analog input voltage	AGND - 0.3 to AVDD + 0.3	V
Digital input voltage with respect to DGND (SCL and SDA)	DGND – 0.3 to 6	V
Digital input voltage with respect to DGND (A0, RESET)	DGND - 0.3 to DVDD + 0.3	V
Input current to all pins except supply pins	-10 to +10	mA
Maximum operating temperature	+125	°C
Storage temperature range	-60 to +150	°C

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

THERMAL INFORMATION

		ADS7924	
	THERMAL METRIC ⁽¹⁾	RTE	UNITS
		16	
θ_{JA}	Junction-to-ambient thermal resistance	48.1	
$\theta_{\text{JC(top)}}$	Junction-to-case(top) thermal resistance	47.3	
θ_{JB}	Junction-to-board thermal resistance	60.8	°C 444
ΨJT	Junction-to-top characterization parameter	0.3	°C/W
ΨJB	Junction-to-board characterization parameter	14.1	
$\theta_{\text{JC(bottom)}}$	Junction-to-case(bottom) thermal resistance	0.4	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



ELECTRICAL CHARACTERISTICS

Minimum/maximum specifications are at $T_A = -40^{\circ}$ C to $+85^{\circ}$ C, 1.65V < DVDD < 5.5V, and 2.2V < AVDD < 5.5V. Typical specifications are at $T_A = +25^{\circ}$ C, AVDD = 5V, and DVDD = 5V, unless otherwise noted.

				ADS7924			
PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
ANALOG INPUT							
Full-scale input span		(CHX – AGND)	0		AVDD	V	
Input capacitance ⁽¹⁾				4	10	pF	
ADC sampling capacitance				15		pF	
MUX resistance				60		Ω	
Input channel crosstalk				85		dB	
SYSTEM PERFORMANCE							
Resolution				12		Bits	
No missing codes			12			Bits	
Integral linearity			-1.5	±0.5	1.5	LSBs	
Differential linearity			-1.0	±0.6	1.5	LSBs	
Offset error			-5		5	LSBs	
Offset error drift				0.01		LSB/°C	
Gain error			-0.20	-0.01	0.20	%	
Gain error drift				0.6		ppm/°C	
Noise (rms)				0.125		LSB	
SAMPLING DYNAMICS							
Monitoring time/channel ⁽²⁾				10		μs	
CLOCK							
Internal clock frequency variation				±20		%	
DIGITAL INPUT/OUTPUT							
Logic family				CMOS			
Logic level:							
V _{IH} (SDA, SCL, A0, RESET)			0.8 DVDD		DVDD + 0.3	V	
V _{IL} (SDA, SCL, A0, RESET)			DGND - 0.3		0.4	V	
Input current	l _l	$V_I = DVDD$ or DGND	-10		10	μΑ	
V _{OH} (PWRCON, INT)		$I_{OH} = 100\mu A$, \overline{INT} pin	0.8 DVDD		DVDD	V	
		$I_{OH} = 100\mu A$, PWRCON pin	0.8 AVDD		AVDD	V	
V _{OL} (PWRCON, ĪNT, SDA)		I _{OL} = 100μA	DGND		0.4	V	
Low-level output current	I _{OL}	SDA pin, V _{OL} = 0.6V			3	mA	
Load capacitance	CB	SDA pin			400	pF	
Data format			Str	aight binary			
POWER-SUPPLY REQUIREMENTS							
Power-supply voltage:							
DVDD ⁽³⁾			1.65		5.5	V	
AVDD			2.2		5.5	V	
I _{AVDD} ⁽⁴⁾		t_{CYCLE} = 2.5ms, AVDD = 2.2V		5	8	μA	
I _{PWRD} , power-down current				<1		μA	
TEMPERATURE RANGE							
Specified performance			-40		+85	°C	

(1) CH0 to CH3 input pin capacitance.
 (2) Rate at which channels can be scanned. This is the minimum acquisition time (6µs) and conversion time (4µs).

(2) (3) DVDD cannot exceed AVDD.


(4) See Figure 3 and Figure 4 for more information.

TEXAS INSTRUMENTS

SBAS482A - JANUARY 2010-REVISED MAY 2010

www.ti.com

PIN CONFIGURATION



(1) Connect to AGND.


TERMINAL FUNCTIONS

PIN NUMBER	NAME	FUNCTION	DESCRIPTION
1	RESET	Digital input	External reset, active low
2	INT	Digital output	Interrupt pin, active low; generated when input voltage is beyond programmed threshold
3	SCLK	Digital input	Serial clock input
4	SDA	Digital input/output	Serial data
5	A0	Digital input	I ² C address selection
6	DGND	Digital	Digital ground
7	PWRCON	Digital output	Power control pin to control shutdown/power-up of external op amp
8	AGND	Analog	Analog ground
9	СНЗ	Analog input	Input channel 3
10	CH2	Analog input	Input channel 2
11	CH1	Analog input	Input channel 1
12	CH0	Analog input	Input channel 0
13	MUXOUT	Analog output	Multiplexer output
14	ADCIN	Analog input	ADC input
15	AVDD	Analog	Analog supply
16	DVDD	Digital	Digital supply



SBAS482A – JANUARY 2010 – REVISED MAY 2010

TIMING DIAGRAM




NOTE: S = Start, Sr = Repeated Start, and P = Stop.

Figure 1. I²C Timing Diagram

		ADS	7924		
PARAMETER	MIN	MAX	UNIT		
SCL operating frequency	f _{SCL}	0	0.4	MHz	
Bus free time between START and STOP condition	t _{BUF}	1.3		μS	
Hold time after repeated START condition. After this period, the first clock is generated.	t _{HDSTA}	600		ns	
Repeated START condition setup time	t _{SUSTA}	600		ns	
Stop condition setup time	t _{SUSTO}	600		ns	
Data hold time	t _{HDDAT}	0		ns	
Data setup time	t _{SUDAT}	100		ns	
SCL clock low period	t _{LOW}	1300		ns	
SCL clock high period	t _{HIGH}	600		ns	
Clock/data fall time	t _F		300	ns	
Clock/data rise time	t _R		300	ns	
Data valid time	t _{VDDAT}		0.9	μs	
Data valid acknowledge time	t _{VDACK}		0.9	μs	
Pulse width of spike that must be suppressed by the input filter	t _{SP}	0	50	ns	

Table 1. I²C Timing Definitions



TYPICAL CHARACTERISTICS

At $T_A = +25^{\circ}C$, unless otherwise noted.

AVDD = 5V

 $t_{ACQ} = 6\mu s$

Auto-Scan Modes

10

4

AVDD Supply Voltage (V)

Figure 6.

(4-Channel Measurements)

11111

100

--- Mean + σ

Mean

6

Product Folder Link(s): ADS7924


— — Mean – σ

5


 $t_{PU} = 0V$

1 1 1 1 1


1000



ANALOG SUPPLY CURRENT vs SUPPLY VOLTAGE







Copyright © 2010, Texas Instruments Incorporated

Figure 4. **TYPICAL GAIN ERROR vs AVDD VOLTAGE**

t_{CYCLE} (ms)

Auto-Single Modes

(1-Channel Measurements)

1

0.1

30 Units Across Two Lots

3



www.ti.com

10000

1000

100

10

0.01

0

-1 -2

-3

-4

-5

-6

-7

-8

-9

-10

2

Gain Error (LSB)

6

Power (µW)


ADS7924




www.ti.com

SBAS482A - JANUARY 2010 - REVISED MAY 2010

TYPICAL CHARACTERISTICS (continued)





INTERNAL OSCILLATOR FREQUENCY vs VOLTAGE

2048

Code Figure 12.

2560

3072 3584

1536

TYPICAL OFFSET ERROR vs AVDD VOLTAGE 5.0 30 Units Across Two Lots 4.5 4.0 Mean + o --3.5 Offset Error (LSB) Mean 3.0 – Mean – o 2.5 2.0 1.5 1.0 0.5 0 3 5 6 2 4 AVDD Voltage (V)

Figure 9.

INTEGRAL NONLINEARITY

1.5 2.0 AVDD = 2.2V 14 1.5 1.3 Frequency (% of Nominal) 1.0 Linearity Error (LSB) 1.2 0.5 1.1 1.0 0 0.9 -0.5 0.8 -1.0 0.7 -1.5 0.6 0.5 -2.0 2 3 5 4 6 0 512 1024 1536 2048 2560 3072 3584 4096 AVDD Voltage (V) Code Figure 10. Figure 11. INTEGRAL NONLINEARITY INTEGRAL LINEARITY ERROR DRIFT 2.0 2.0 AVDD = 2.2V AVDD = 5.0V 1.5 1.5 1.0 1.0 Linearity Error (LSB) Maximum INL 0.5 0.5 INL (LSB) 0 0 -0.5 -0.5 Minimum INL -1.0 -1.0 -1.5

-1.5 INL shown is worst result over transfer function. -2.0 -40.0 -25.5 -11.0 3.5 18.0 32.5 47.0 61.5 76.0 90.5 105.0 Temperature (°C)

Figure 13.

Copyright © 2010, Texas Instruments Incorporated

512


1024

-2.0

0

4096





TYPICAL CHARACTERISTICS (continued)

(1) At code center.

Count

Product Folder Link(s): ADS7924

Code Figure 18. 

SBAS482A - JANUARY 2010 - REVISED MAY 2010

OVERVIEW

The ADS7924 is a miniature, four-channel, multiplexed, 12-bit, analog-to-digital converter (ADC) with an I²C serial interface. Figure 19 shows a block diagram. The four-channel input multiplexer is routed through external pins to allow a common signal conditioning block to be used for all four channels. The PWRCON digital output can be used to shut down active circuitry used in the signal conditioning; see the *Application Information* section for additional details.

The successive-approximation-register (SAR) ADC performs a no-latency conversion on the selected input channel and stores the data in a dedicated register. A digital threshold comparator with programmable upper and lower limits can be enabled and used to create an alarm monitor. A dedicated interrupt output pin (\overline{INT}) indicates when an alarm occurs. Two I²C addresses are available and are selected with the dedicated digital input pin A0. Both standard and fast mode formats for I²C are supported.





Figure 19. ADS7924 Block Diagram

MULTIPLEXER

The ADS7924 has a four-channel, single-ended input multiplexer. As Figure 20 shows, ESD diodes protect the inputs. Make sure these diodes do not turn on by staying within the absolute input voltage range specification. The MUXOUT pin can be connected to AGND within the multiplexer; for example, to provide a test signal of 0V or as part of a calibration procedure. See the *PWRCONFIG: Power Configuration* register in the *Register Map* section for more details



(1) See the *PWRCONFIG: Power Configuration* register in the *Register Map* section.

Figure 20. ADS7924 Multiplexer

ADC INPUT

The ADCIN pin provides a single-ended input to the 12-bit successive approximation register (SAR) ADC. This pin is protected with ESD diodes in the same way as the multiplexer inputs. While acquiring the signal during the t_{ACQ} interval, the ADC sampling



capacitor is connected to the ADCIN pin. While converting during the t_{CONV} interval, the sampling capacitor is disconnected from the ADCIN pin, and the conversion process determines the voltage that was sampled.

REFERENCE


The analog supply voltage (AVDD) is used as the reference. Power to the ADS7924 should be clean and well bypassed. A $0.1\mu F$ ceramic capacitor should be placed as close as possible to the ADS7924 package. In addition, a $1\mu F$ to $10\mu F$ capacitor and a 5Ω to 10Ω series resistor may be used to low-pass filter a noisy supply.

CLOCK

The ADS7924 uses an internal clock. The clock speed determines the various timing settings such as conversion time, acquisition time, etc.

DATA FORMAT

The ADS7924 provides 12 bits of data in unipolar format. The positive full-scale input produces an output code of FFFh and a zero input produces an output code of 0h. The output clips at these codes for signals that either exceed full-scale or go below '0'. Figure 21 shows code transitions versus input voltage.



(1) Excludes the effects of noise, INL, offset, and gain errors.

Figure 21. ADS7924 Code Transition Diagram⁽¹⁾



ADC CONVERSION TIMING

The ADS7924 provides a flexible timing arrangement to support a wide variety of measurement needs. Three user-controlled timings include power up (t_{PU}), acquisition (t_{ACQ}), and sleep (t_{SLEEP}) plus a fixed conversion time (t_{CONV}).

Power-Up Time

The power-up time is allowed to elapse whenever the device has been shutdown in idle mode. Power-up time can allow external circuits, such as an op amp, between the MUXOUT and ADCIN pins to turn on. The nominal time programmed by the PUTIME[4:0] register bits is given by Equation 1:

$$t_{PU} = PWRUPTIME[4:0] \times 2\mu s$$
(1)

For example, if PWRUPTIME is set to 25 ('011001') then $50\mu s$ is allowed to elapse before beginning the acquisition time. If a power-up time is not required, set the bits to '0' to effectively bypass.

Acquisition Time

The acquisition time is allowed to elapse before beginning a conversion. During this time, the ADC acquires the signal. The minimum acquisition time is 6µs. The nominal time programmed by the ACQTIME[4:0] register bits is given by Equation 2:

$$t_{ACQ} = (ACQTIME[4:0] \times 2\mu s) + 6\mu s$$
(2)

For example, if ACQTIME is set to 30 ('011110') then $66\mu s$ is allowed to acquire the input signal. If an acquisition time greater than $6\mu s$ is not required, set the bits to '0'.

Conversion Time

The conversion time is always $4\mu s$ and cannot be programmed by the user.

The sleep time is allowed to elapse after conversions in the Auto-Single with Sleep, Auto-Scan with Sleep, and Auto-Burst Scan with Sleep modes. The nominal time programmed by the SLPTIME registers can be increased by a factor of eight using the SLPMULT8 bit or decreased by a factor of four using the SLPDIV4 bit.

INTERRUPT OUTPUT (INT)

The ADS7924 offers a dedicated output pin (INT) for signaling an interrupt condition. The INT pin can be configured to activate when the ADC is busy with a conversion, when data are ready for retrieval, or when an alarm condition occurs; see the Interrupt Configuration register in the *Register Map* section.

To clear an interrupt from an alarm condition, read the INTCONFIG register (12h). To clear an interrupt from data ready, read the data registers. The interrupt clears when the lower four bits are retrieved.

The INT pin can be configured to generate a static output (useful for a host controller monitoring for a level) or a pulse output (useful for a host controller monitoring for a edge transition). When a pulse output is selected, the nominal pulse width is 250ns. The Interrupt Control Register should be read to clear the interrupt.

PWRCON

The PWRCON pin allows the user to synchronize the shutdown/wakeup of an external op amp with the ADC conversion cycle. This feature provides further power reduction and can be useful in applications where the time difference between consecutive signal captures is large. The PWRCON pin can drive up to 3mA of current and its output voltage is the same as AVDD. This pin is controlled by the PWRCONFIG register.

SBAS482A - JANUARY 2010 - REVISED MAY 2010

ADS7924

ALARM

The ADS7924 offers an independent alarm function for each input channel. An 8-bit window comparator can be enabled to test the ADC conversion result against an upper limit set by the ULR register and against a lower limit set by the LLR register. If the conversion result is less than or equal to the LLR threshold value or greater than or equal to the ULR threshold value, the comparator is tripped. There are separate upper and lower registers for each input channel.

A programmable counter determines how many comparator trips it takes to generate an alarm. A separate counter is used for each channel and is incremented whenever the comparator trips, either for the upper or lower thresholds. That is, an ADC conversion result on channel 1 that exceeds the ULR threshold or falls below the LLR threshold increments the counter for that channel. Figure 22 shows a conceptual diagram of the window comparator and alarm circuitry.



www.ti.com

When an alarm occurs, the $\overline{\text{INT}}$ pin can be configured to generate an interrupt. The channel that generated the alarm can be read from the registers. A read of the Interrupt Control register clears the alarm register and also resets the alarm counter.

ADC OPERATING MODES


The ADS7924 offers multiple operating modes to support a wide variety of monitoring needs. Conversions can either be started manually or set to automatically continue. The mode is set by writing to the MODE register, and changes take effect as soon as the write completes. Table 2 gives a brief description of each mode.

Idle Mode

Use this mode to save power when not converting. All circuits are shut down.

Awake Mode

All circuits are operating in this mode and the ADC is ready to convert. When switching between modes, be sure to first select the Awake mode and then switch to the desired mode. This procedure ensures the internal control logic is properly synchronized.



(1) The same ALMCNT value is used for all four window comparators.

(2) X = 0 to 3.

Figure 22. Window Comparator/Alarm Conceptual Block Diagram

MODE	DESCRIPTION
Idle	All circuits shutdown; lowest power setting
Awake	All circuits awake and ready to convert
Manual-Single	Select input channel is converted once
Manual-Scan	All input channels are converted once
Auto-Single	One input channel is continuously converted
Auto-Scan	All input channels are continuously converted
Auto-Single with Sleep	One input channel is continuously converted with programmable sleep time between conversions
Auto-Scan with Sleep	All input channels are continuously converted with programmable sleep time between conversions
Auto-Burst Scan with Sleep	All input channels are converted with minimal delay followed by a programmable sleep time



Manual-Single Mode


www.ti.com

This mode converts the selected channel once, as shown in Figure 23. After the ADC Mode Control register is written, the power-up time (t_{PU}) and acquisition time (t_{ACQ}) are allowed to elapse. t_{PU} can be set to '0' to effectively bypass if not needed. t_{ACQ} time is programmable through the ACQCONFIG register, bits[4:0]. Sleep time (t_{SLEEP}) is not used in this mode.

After the conversion completes, the device waits for a new mode to be set. This mode can be set to Idle to save power. When t_{PU} and t_{ACQ} are very short, the very short conversion time needed allows a read register operation to be issued on the I^2C bus immediately after the write operation that initiates this mode. It is important to note that t_{PU} only applies to the first manual-single command.

SBAS482A - JANUARY 2010 - REVISED MAY 2010

If multiple conversions are needed, the manual-single mode can be reissued without requiring the awake mode to be issued in between. Consecutive manual-single commands have no t_{PU} period.



(1) Busy and data ready are internal signals shown as active high that can be routed to the INT pin for external monitoring.

(2) PWRCON is shown enabled and active high.

(3) The mode begins on the trailing edge of the I²C acknowledge after writing to the MODECNTL register.

Figure 23. Manual-Single Operation Example




Manual-Scan Mode

SBAS482A - JANUARY 2010 - REVISED MAY 2010

This mode converts all of the channels once, starting with the selected channel, as illustrated in Figure 24. After the ADC Mode Control register is written, the power-up time (t_{PU}) is allowed to elapse. This value can be set to '0' to effectively bypass if not needed. Before each conversion, an acquisition time (t_{ACQ}) is allowed to elapse. t_{ACK} time is programmable through the ACQCONFIG register, bits[4:0]. Sleep time (t_{SLEEP}) is not used in this mode. The input multiplexer is automatically incremented as the conversions complete. If, for example, the initial selected channel is CH2, the conversion order is CH2, CH3, CH0, and CH1. Data from the conversions are always put into the data register that corresponds to a particular channel. For example,

CH2 data always goes in register DATA2_H and DATA2_L regardless of conversion order. After all four conversions complete, the device waits for a new mode to be set. This mode can be set to Idle afterwards to save power. The INT pin can be configured to indicate the completion of each individual conversion or it can wait until all four finish. In either case, the appropriate data register is updated after each conversion. These registers can be read at any time afterwards. If multiple scan are needed, the manual-scan mode can be reissued without requiring the Awake mode to be issued in between.



(1) Busy is an internal signal shown as active high that can be routed to the INT pin for external monitoring.

(2) Data ready is an internal signal shown as active high and is enabled when all conversions are complete. It can be routed to the INT pin for external monitoring.

(3) PWRCON is shown enabled and active high.

(4) The mode begins on the trailing edge of the I^2C acknowledge after writing to the MODECNTL register.

Figure 24. Manual-Scan Operation Example




SBAS482A – JANUARY 2010 – REVISED MAY 2010

Auto-Single Mode

www.ti.com

This mode automatically converts the selected channel continuously, as shown in Figure 25. After the ADC Mode Control register is written, the power-up time (t_{PU}) is allowed to elapse. This value can be set to '0' to effectively bypass if not needed. Before the conversion, an acquisition time (t_{ACQ}) is allowed to elapse. t_{ACQ} time is programmable through the ACQCONFIG register, bits[4:0]. Sleep time (t_{SLEEP}) is not used in this mode. After the conversion completes the cycle is repeated.

This mode can be used with the onboard digital comparator to monitor the status of an input signal with little support needed from a host microcontroller. Note that the conversion time is less than the I²C data retrieval time. It is suggested to stop this mode by setting the mode to Idle or stopping the conversion by configuring the alarm to do so, before retrieving data. The alarm can also be configured to continue the conversion even after an interrupt is generated.



(1) Same channel is continuously converted.

(2) Busy is an internal signal shown as active high that can be routed to the INT pin for external monitoring.

(3) PWRCON is shown enabled and active high.

(4) The mode begins on the trailing edge of the I^2C acknowledge after writing to the MODECNTL register.

Figure 25. Example of Auto-Single Operation


Auto-Scan Mode

SBAS482A - JANUARY 2010 - REVISED MAY 2010

This mode automatically converts all the channels continuously, starting with the selected channel, as illustrated in Figure 26. After the ADC Mode Control register is written, the power-up time (t_{PU}) is allowed to elapse. This value can be set to '0' to effectively bypass if not needed. Before the conversion, an acquisition time (t_{ACQ}) is allowed to elapse. t_{ACQ} time is programmable through the ACQCONFIG register, bits[4:0]. Sleep time (t_{SLEEP}) is not used in this mode. The input multiplexer is automatically incremented as the conversions complete. If, for example, the initial selected channel is CH2, the conversion order is CH2, CH3, CH0, CH1, CH2, CH3, etc. until the mode

is stopped. Data from the conversions are always put into the data register that corresponds to a particular channel. For example, CH2 data always go in register DATA2_H and DATA2_L regardless of conversion order.

This mode can be used with the onboard digital comparator to monitor the status of the input signals with little support needed from a host microcontroller. It is suggested to interrupt this mode and stop the automatic conversions, either by setting the mode to Idle or configuring the alarm to do so, before retrieving data.



(1) Busy is an internal signal shown as active high that can be routed to the INT pin for external monitoring.

(2) PWRCON is shown enabled and active high.

(3) The mode begins on the trailing edge of the I^2C acknowledge after writing to the MODECNTL register.


Figure 26. Auto-Scan Operation Example



Auto-Single with Sleep Mode

This mode automatically converts the selected channel repeatedly with a sleep interval between conversions, as shown in Figure 27. After the ADC Mode Control register is written, the power-up time (t_{PU}) is allowed to elapse. This value can be set to '0' to effectively bypass if not needed. Before the conversion, an acquisition time (t_{ACQ}) is allowed to elapse. t_{ACQ} time is programmable through the ACQCONFIG register, bits[4:0]. After the conversion, sleep time (t_{SLEEP}) is allowed to elapse and then the cycle repeats. The length of the sleep time is controlled by register bits. During the sleep mode, power dissipation is minimal and the PWRCON output is always disabled.

This mode can be used with the onboard digital comparator to periodically monitor the status of an input signal while saving power between conversions. Little support is needed from a host microcontroller. It is suggested to stop this mode by setting the mode to Idle or stopping the conversion by configuring the alarm to do so, before retrieving data. The length in time of the cycle (t_{CYCLE}) sets the average power dissipation, as shown in Figure 3 or Figure 4.



(1) Same channel is continuously converted.

(2) Busy is an internal signal shown as active high that can be routed to the INT pin for external monitoring.

(3) PWRCON is shown enabled and active high.

(4) The mode begins on the trailing edge of the I^2C acknowledge after writing to the MODECNTL register.

Figure 27. Auto-Single with Sleep Operation Example


SBAS482A-JANUARY 2010-REVISED MAY 2010



Auto-Scan with Sleep Mode

This mode automatically converts all the channels repeatedly with a sleep interval between conversions, as illustrated in Figure 28. After the ADC Mode Control register is written, the power-up time (t_{PII}) is allowed to elapse. This value can be set to '0' to effectively bypass if not needed. Before the first conversion of the selected input, an acquisition time (t_{ACQ}) is allowed to elapse. t_{ACQ} time is programmable through the ACQCONFIG register, bits[4:0]. After the conversion, a sleep time (t_{SLEEP}) is allowed to elapse and then the cycle repeats. The length of the sleep time is controlled by register bits. During the sleep mode, power dissipation is minimal and the PWRCON output is always disabled. The input multiplexer is automatically incremented as the conversions complete. If, for example, the initial selected channel is CH2, the conversion order is CH2, CH3, CH0, CH1, CH2, CH3, etc. until the mode is stopped. Data from the conversions are always put into the data register that corresponds to a particular channel. For example, CH2 data always goes in register DATA2_H and DATA2_L regardless of conversion order.

This mode can be used with the onboard digital comparator to periodically monitor the status of the input signals while saving power between conversions. Little support is needed from a host microcontroller. It is suggested to stop this mode by setting the mode to Idle or stopping the conversion by configuring the alarm to do so, before retrieving data. The length in time of the cycle (t_{CYCLE}) sets the average power dissipation, as shown in Figure 3 or Figure 4.



(1) Busy is an internal signal shown as active high that can be routed to the INT pin for external monitoring.

(2) PWRCON is shown enabled and active high.

(3) The mode begins on the trailing edge of the I^2C acknowledge after writing to the MODECNTL register.

Figure 28. Auto-Scan with Sleep Operation Example




Auto-Burst Scan with Sleep Mode

This mode automatically converts all the channels without delay followed by a sleep interval before the cycle repeats, as shown in Figure 29. After the ADC Mode Control register is written, the power-up time (t_{PU}) is allowed to elapse. This value can be set to '0' to effectively bypass if not needed. Before the first conversion of the selected input, an acquisition time (t_{ACQ}) is allowed to elapse. t_{ACQ} time is programmable ACQCONFIG register, through the bits[4:0]. Afterwards, all four inputs are measured without delay. The input multiplexer is automatically incremented as the conversions complete. If, for example, the initial selected channel is CH2, the conversion order is CH2, CH3, CH0, and CH1. After the four conversions, a sleep time (t_{SLEEP}) is allowed to elapse and then the cycle repeats. The length of the sleep time is controlled by register bits. During the sleep mode, power dissipation is minimal and the

SBAS482A – JANUARY 2010 – REVISED MAY 2010

PWRCON output is always disabled. Data from the conversions are always put into the data register that corresponds to a particular channel. For example, CH2 data always goes in register DATA2_H and DATA2_L regardless of conversion order.

This mode can be used with the onboard digital comparator to periodically monitor the status of the input signals while saving power between conversions. Little support is needed from a host microcontroller. It is suggested to interrupt this mode and stop the automatic conversions, either by setting the mode to Idle or configuring the alarm to do so, before retrieving data. The length in time of the cycle (t_{CYCLE}) sets the average power, as shown in Figure 3 or Figure 4.



(1) Busy is an internal signal shown as active high that can be routed to the INT pin for external monitoring.

(2) PWRCON is shown enabled and active high.

(3) The mode begins on the trailing edge of the I^2C acknowledge after writing to the MODECNTL register.

Figure 29. Auto-Burst Scan with Sleep Operation Example



SBAS482A-JANUARY 2010-REVISED MAY 2010

REGISTER MAP

The ADS7924 operation is controlled through a set of registers. Collectively, the registers contain all the information needed to configure the part. Table 3 shows the register map.

ADDRESS	REGISTER	RESET VALUE	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
00h	MODECNTRL	00h	MODE5	MODE4	MODE3	MODE2	MODE1	MODE0	SEL/ID1	SEL/ID0
01h	INTCNTRL	X0h	ALRM_ST3	ALRM_ST2	ALRM_ST1	ALRM_ST0	AEN/ST3	AEN/ST2	AEN/ST1	AEN/ST0
02h	DATA0_U	XXh	DATA0[11]	DATA0[10]	DATA0[9]	DATA0[8]	DATA0[7]	DATA0[6]	DATA0[5]	DATA0[4]
03h	DATA0_L	XXh	DATA0[3]	DATA0[2]	DATA0[1]	DATA0[0]	0	0	0	0
04h	DATA1_U	XXh	DATA1[11]	DATA1[10]	DATA1[9]	DATA1[8]	DATA1[7]	DATA1[6]	DATA1[5]	DATA1[4]
05h	DATA1_L	XXh	DATA1[3]	DATA1[2]	DATA1[1]	DATA1[0]	0	0	0	0
06h	DATA2_U	XXh	DATA2[11]	DATA2[10]	DATA2[9]	DATA2[8]	DATA2[7]	DATA2[6]	DATA2[5]	DATA2[4]
07h	DATA2_L	XXh	DATA2[3]	DATA2[2]	DATA2[1]	DATA2[0]	0	0	0	0
08h	DATA3_U	XXh	DATA3[11]	DATA3[10]	DATA3[9]	DATA3[8]	DATA3[7]	DATA3[6]	DATA3[5]	DATA3[4]
09h	DATA3_L	XXh	DATA3[3]	DATA3[2]	DATA3[1]	DATA3[0]	0	0	0	0
0Ah	ULR0	XXh	ULR0[7]	ULR0[6]	ULR0[5]	ULR0[4]	ULR0[3]	ULR0[2]	ULR0[1]	ULR0[0]
0Bh	LLR0	XXh	LLR0[7]	LLR0[6]	LLR0[5]	LLR0[4]	LLR0[3]	LLR0[2]	LLR0[1]	LLR0[0]
0Ch	ULR1	XXh	ULR1[7]	ULR1[6]	ULR1[5]	ULR1[4]	ULR1[3]	ULR1[2]	ULR1[1]	ULR1[0]
0Dh	LLR1	XXh	LLR1[7]	LLR1[6]	LLR1[5]	LLR1[4]	LLR1[3]	LLR1[2]	LLR1[1]	LLR1[0]
0Eh	ULR2	XXh	ULR2[7]	ULR2[6]	ULR2[5]	ULR2[4]	ULR2[3]	ULR2[2]	ULR2[1]	ULR2[0]
0Fh	LLR2	XXh	LLR2[7]	LLR2[6]	LLR2[5]	LLR2[4]	LLR2[3]	LLR2[2]	LLR2[1]	LLR2[0]
10h	ULR3	XXh	ULR3[7]	ULR3[6]	ULR3[5]	ULR3[4]	ULR3[3]	ULR3[2]	ULR3[1]	ULR3[0]
11h	LLR3	XXh	LLR3[7]	LLR3[6]	LLR3[5]	LLR3[4]	LLR3[3]	LLR3[2]	LLR3[1]	LLR3[0]
12h	INTCONFIG	E0h	AIMCNT2	AIMCNT1	AIMCNT0	INTCNFG1	INTCNFG0	BUSY/INT	INTPOL	INTTRIG
13h	SLPCONFIG	00h	0	CONVCTRL	SLPDIV4	SLPMULT8	0	SLPTIME2	SLPTIME1	SLPTIME0
14h	ACQCONFIG	00h	0	0	0	ACQTIME4	ACQTIME3	ACQTIME2	ACQTIME1	ACQTIME0
15h	PWRCONFIG	00h	CALCNTL	PWRCONPOL	PWRCONEN	PWRUPTIME4	PWRUPTIME3	PWRUPTIME2	PWRUPTIME1	PWRUPTIME0
16h	RESET	18h (A0 = 0) 19h (A0 = 1)	RST/ID7	RST/ID6	RST/ID5	RST/ID4	RST/ID3	RST/ID2	RST/ID1	RST/ID0

Table 3. Register Map



SBAS482A - JANUARY 2010 - REVISED MAY 2010

MODECNTRL: ADC Mode Control Register (Address = 00h)												
7	6	5	4	3	2	1	0					
MODE5	MODE4	MODE3	MODE2	MODE1	MODE0	SEL/ID1	SEL/ID0					
Bits[7:2]	MODE[5:0]: Mode											
	000000 = Idle mode (default) 100000 = Awake mode 110000 = Manual-Single mode 110010 = Manual-Scan mode 110011 = Auto-Single mode 111011 = Auto-Scan mode 111011 = Auto-Scan with Sleep mode 111011 = Auto-Scan with Sleep mode 111111 = Auto-Burst Scan with Sleep mode											
Bits[1:0]	SEL/ID[1:0]: Chan	nel selection										
	When read, these l	oits indicate the la	st channel conve	rted.								

When writing to these bits, select which input appears on MUXOUT:

00 = Channel 0 is selected

01 = Channel 1 is selected

10 = Channel 2 is selected

11 = Channel 3 is selected (unless the CALCNTRL bit is set to '1')

INTCNTRL: Interrupt Control Register (Address = 01h)

7	6	5	4	3	2	1	0
ALRM_ST3	ALRM_ST2	ALRM_ST1	ALRM_ST0	AEN/ST3	AEN/ST2	AEN/ST1	AEN/ST0

Bits[7:4] ALRM_ST[3:0]: Alarm status (read-only)

Reading these bits indicates the alarm status for the channels. These bits are never masked—they always report the alarm status even when the alarm is not enabled by the corresponding AEN/ST bits.

Bit 7 = Channel 3 alarm status, '1' indicates an alarm condition Bit 6 = Channel 2 alarm status, '1' indicates an alarm condition Bit 5 = Channel 1 alarm status, '1' indicates an alarm condition

Bit 4 = Channel 0 alarm status, '1' indicates an alarm condition

Bits[3:0] AEN/ST[3:0]: Alarm enable

Writing to these bits enables the alarm for the corresponding channel. Reading these bits returns the status of the alarm for the corresponding channel when enabled. Reading returns a '0' when the alarm in not enabled.

Bit 3 = Channel 3 alarm enable, 1 = enabled (default = 0) Bit 2 = Channel 2 alarm enable, 1 = enabled (default = 0)

- Bit 1 = Channel 1 alarm enable, 1 = enabled (default = 0)
- Bit 0 = Channel 0 alarm enable, 1 = enabled (default = 0)



SBAS482A - JANUARY 2010 - REVISED MAY 2010

There are individual registers for each input channel to buffer the conversion data. The 12 bits are stored in two registers: the upper register stores the eight most significant bits; the lower register stores the lower four least significant bits. The data registers are always updated with the corresponding input channel regardless of the order of conversion. For example, DATA0_U and DATA0_L always contain the results of the latest conversion of CH0.

DATA0_U: Conversion Data for Channel 0, Upper Bits Register (Address = 02h)

7	6	5	4	3	2	1	0
DATA0[11] (MSB)	DATA0[10]	DATA0[9]	DATA0[8]	DATA0[7]	DATA0[6]	DATA0[5]	DATA0[4]

DATA0_L: Conversion Data for Channel 0, Lower Bits Register (Address = 03h)

7	6	5	4	3	2	1	0
DATA0[3]	DATA0[2]	DATA0[1]	DATA0[0] (LSB)	0	0	0	0

DATA1_U: Conversion Data for Channel 1, Upper Bits Register (Address = 04h)

7	6	5	4	3	2	1	0
DATA1[11] (MSB)	DATA1[10]	DATA1[9]	DATA1[8]	DATA1[7]	DATA1[6]	DATA1[5]	DATA1[4]

DATA1_L: Conversion Data for Channel 1, Lower Bits Register (Address = 05h)

7	6	5	4	3	2	1	0
DATA1[3]	DATA1[2]	DATA1[1]	DATA1[0] (LSB)	0	0	0	0

DATA2_U: Conversion Data for Channel 2, Upper Bits Register (Address = 06h)

7	6	5	4	3	2	1	0
DATA2[11] (MSB)	DATA2[10]	DATA2[9]	DATA2[8]	DATA2[7]	DATA2[6]	DATA2[5]	DATA2[4]

DATA2_L: Conversion Data for Channel 2, Lower Bits Register (Address = 07h)

7	6	5	4	3	2	1	0
DATA2[3]	DATA2[2]	DATA2[1]	DATA2[0] (LSB)	0	0	0	0

DATA3_U: Conversion Data for Channel 3, Upper Bits Register (Address = 08h)

7	6	5	4	3	2	1	0
DATA3[11] (MSB)	DATA3[10]	DATA3[9]	DATA3[8]	DATA3[7]	DATA3[6]	DATA3[5]	DATA3[4]

DATA3_L: Conversion Data for Channel 3, Lower Bits Register (Address = 09h)

7	6	5	4	3	2	1	0
DATA3[3]	DATA3[2]	DATA3[1]	DATA3[0] (LSB)	0	0	0	0



There are individual upper and lower threshold registers for input channel. Each register is eight bits with the least significant bit weight equal to AVDD/256. The comparator is tripped when the input signal exceeds the value of the upper limit register or falls below the lower limit register.

7	6	5	4	3	2	1	0
ULR0[7] (MSB)	ULR0[6]	ULR0[5]	ULR0[4]	ULR0[3]	ULR0[2]	ULR0[1]	ULR0[0] (LSB)
LL	R0: Lower I	_imit Thresho	ld for Channe	el 0 Comparat	or Register (A	ddress = 0B	Bh)
7	6	5	4	3	2	1	0
LLR0[7] (MSB)	LLR0[6]	LLR0[5]	LLR0[4]	LLR0[3]	LLR0[2]	LLR0[1]	LLR0[0] (LSB)
UL	R1: Upper I	_imit Thresho	ld for Channe	el 1 Comparat	or Register (A	ddress = 00	Ch)
7	6	5	4	3	2	1	0
ULR1[7] (MSB)	ULR1[6]	ULR1[5]	ULR1[4]	ULR1[3]	ULR1[2]	ULR1[1]	ULR1[0] (LSB)
				-	or Register (A	ddress = 0D	
7 LLR1[7] (MSB)	6 LLR1[6]	5 LLR1[5]	4 LLR1[4]	3 LLR1[3]	2 LLR1[2]	LLR1[1]	0 LLR0[0] (LSB
	[0]	[0]	[.]	[0]	[_]	[.]	==::(0[0] (=02)
UL							
	R2: Upper I	_imit Thresho	Id for Channe	el 2 Comparat	or Register (A	ddress = 0E	Eh)
7	6 6	5	Id for Channe 4	el 2 Comparat 3	or Register (A 2	Address = 0E	E h) 0
-	• •			•	• •		0
ULR2[7] (MSB)	6 ULR2[6]	5 ULR2[5]	4 ULR2[4]	3 ULR2[3]	2 ULR2[2]	1 ULR2[1]	0 ULR2[0] (LSB
ULR2[7] (MSB)	6 ULR2[6]	5 ULR2[5]	4 ULR2[4]	3 ULR2[3]	2	1 ULR2[1]	0 ULR2[0] (LSB
ULR2[7] (MSB)	6 ULR2[6] R2: Lower I	5 ULR2[5] Limit Thresho	4 ULR2[4] Id for Channe	3 ULR2[3] el 2 Comparat 3	2 ULR2[2] or Register (A 2	1 ULR2[1]	0 ULR2[0] (LSB
ULR2[7] (MSB)	6 ULR2[6] R2: Lower I	5 ULR2[5] Limit Thresho	4 ULR2[4] Id for Channe	3 ULR2[3] el 2 Comparat	2 ULR2[2] or Register (A	1 ULR2[1] Address = 0F	0 ULR2[0] (LSB :h) 0
ULR2[7] (MSB)	6 ULR2[6] R2: Lower I 6 LLR2[6]	5 ULR2[5] _imit Thresho 5 LLR2[5]	4 ULR2[4] Id for Channe 4 LLR2[4]	3 ULR2[3] el 2 Comparat 3 LLR2[3]	2 ULR2[2] or Register (A 2 LLR2[2]	1 ULR2[1] Address = 0F 1 LLR2[1]	0 ULR2[0] (LSB Fh) 0 LLR2[0] (LSB
ULR2[7] (MSB)	6 ULR2[6] R2: Lower I 6 LLR2[6]	5 ULR2[5] _imit Thresho 5 LLR2[5]	4 ULR2[4] Id for Channe 4 LLR2[4]	3 ULR2[3] el 2 Comparat 3 LLR2[3]	2 ULR2[2] or Register (A 2	1 ULR2[1] Address = 0F 1 LLR2[1]	0 ULR2[0] (LSB Fh) 0 LLR2[0] (LSB
ULR2[7] (MSB)	6 ULR2[6] R2: Lower I 6 LLR2[6]	5 ULR2[5] _imit Thresho 5 LLR2[5]	4 ULR2[4] Id for Channe 4 LLR2[4]	3 ULR2[3] el 2 Comparat 3 LLR2[3]	2 ULR2[2] or Register (A 2 LLR2[2]	1 ULR2[1] Address = 0F 1 LLR2[1]	0 ULR2[0] (LSB Th) 0 LLR2[0] (LSB
ULR2[7] (MSB) LL 7 LLR2[7] (MSB) UL 7	6 ULR2[6] R2: Lower I 6 LLR2[6] R3: Upper I	5 ULR2[5] Limit Thresho 5 LLR2[5] Limit Thresho	4 ULR2[4] Id for Channe 4 LLR2[4] Id for Channe	3 ULR2[3] 2 Comparat 3 LLR2[3] 2 3 Comparat	2 ULR2[2] or Register (A 2 LLR2[2]	1 ULR2[1] Address = 0F 1 LLR2[1]	0 ULR2[0] (LSB h) ULR2[0] (LSB b)
ULR2[7] (MSB) LL 7 LLR2[7] (MSB) ULR3[7] (MSB)	6 ULR2[6] R2: Lower I 6 LLR2[6] R3: Upper I 6 ULR3[6]	5 ULR2[5] Limit Thresho 5 LLR2[5] Limit Thresho 5 ULR3[5]	4 ULR2[4] Id for Channe 4 LLR2[4] Id for Channe 4 ULR3[4]	3 ULR2[3] 2 Comparat 3 LLR2[3] 2 3 Comparat 3 ULR3[3]	2 ULR2[2] or Register (A 2 LLR2[2] for Register (A 2 ULR3[2]	1 ULR2[1] Address = 0F 1 LLR2[1] Address = 10 1 ULR3[1]	0 ULR2[0] (LSB b) LLR2[0] (LSB b) 0 ULR3[0] (LSB
ULR2[7] (MSB) LL 7 LLR2[7] (MSB) ULR3[7] (MSB)	6 ULR2[6] R2: Lower I 6 LLR2[6] R3: Upper I 6 ULR3[6]	5 ULR2[5] Limit Thresho 5 LLR2[5] Limit Thresho 5 ULR3[5]	4 ULR2[4] Id for Channe 4 LLR2[4] Id for Channe 4 ULR3[4]	3 ULR2[3] 2 Comparat 3 LLR2[3] 2 3 Comparat 3 ULR3[3]	2 ULR2[2] or Register (A 2 LLR2[2] for Register (A 2	1 ULR2[1] Address = 0F 1 LLR2[1] Address = 10 1 ULR3[1]	0 ULR2[0] (LSB b) ULR2[0] (LSB b) 0 ULR3[0] (LSB
ULR2[7] (MSB)	6 ULR2[6] R2: Lower I 6 LLR2[6] R3: Upper I 6 ULR3[6]	5 ULR2[5] Limit Thresho 5 LLR2[5] Limit Thresho 5 ULR3[5]	4 ULR2[4] Id for Channe 4 LLR2[4] Id for Channe 4 ULR3[4]	3 ULR2[3] 2 Comparat 3 LLR2[3] 2 3 Comparat 3 ULR3[3]	2 ULR2[2] or Register (A 2 LLR2[2] for Register (A 2 ULR3[2]	1 ULR2[1] Address = 0F 1 LLR2[1] Address = 10 1 ULR3[1]	0 ULR2[0] (LSB b) LLR2[0] (LSB b) 0 ULR3[0] (LSB

SBAS482A - JANUARY 2010 - REVISED MAY 2010

www.ti.com

INTCONFIG: Interrupt Configuration Register (Address = 12h)

7	6	5	4	3	2	1	0
ALMCNT2	ALMCNT1	ALMCNT0	INTCNFG2	INTCNFG1	INTCNFG0	INTPOL	INTTRIG

Bits[7:5] ALMCNT[2:0]: Alarm count

These bits set the number of times the comparator threshold limit (either upper or lower) must be exceeded to generate an alarm.

000 = Every conversion generates an alarm

010 = Exceeding the threshold limit 1 time generates an alarm condition

100 = Exceeding the threshold limit 2 times generates an alarm condition

110 = Exceeding the threshold limit 3 times generates an alarm condition

111 = Exceeding the threshold limit 4 times generates an alarm condition 101 = Exceeding the threshold limit 5 times generates an alarm condition

110 = Exceeding the threshold limit 6 times generates an alarm condition

111 = Exceeding the threshold limit 7 times generates an alarm condition

Bits[4:2] INTCNFG[2:0]: INT output pin configuration

These bits determine which signal is output on INT. They also select the conversion control event; see the CONVCTRL bit in the SLPCONFIG register. The configuration of these bits is shown in Table 4.

Table 4. INT Pin Configuration

BIT SETTING	INT PIN CONFIGURATION	CONVERSION CONTROL EVENT			
000	Alarm	Alarm			
001	Busy	Alarm			
010	Data ready: one conversion completed	Data ready: one conversion complete			
011	Busy	Data ready: one conversion complete			
100	Do not use	_			
101	Do not use	_			
110	Data ready: all four conversions complete	Data ready: four conversions complete			
111	Busy	Data ready: four conversions complete			

INTPOL: INT pin polarity Bit 1

0 = Active low (default)

1 = Active high

INTTRIG: INT output pin signaling Bit 0

- 0 = Static signal for use with level triggering (default)
- 1 = Pulse signal for use with edge triggering



SBAS482A - JANUARY 2010 - REVISED MAY 2010

	SL	PCONFIG: SI	eep Configura	tion Registe	er (Address = 1	3h)					
7	6	5	4	3	2	1	0				
0	CONVCTRL	SLPDIV4	SLPMULT8	0	SLPTIME2	SLPTIME1	SLPTIME0				
Bit 7	Always write '0'										
Bit 6	CONVCTRL: Conversion control										
	register. 0 = Conversions co	ontinue, independ	lent of the control e	vent status (de	rent; see the INTCN fault) vent must be cleare						
Bit 5	SLPDIV4: Sleep ti	me 4x divider									
	This bit sets the sp 0 = Sleep time divi 1 = Sleep time divi	der is '1' (defauİt)									
Bit 4	SLPMULT8: Sleep	time 8x multipl	ier								
	0 = Sleep time mul 1 = Sleep time mul		ılt)								
Bit 3	Always write '0'										
Bits[2:0]	SLPTIME[2:0]: Sle	ep time setting									
	000 = 2.5ms (defau 001 = 5ms 010 = 10ms 011 = 20ms 100 = 40ms 101 = 80ms 110 = 160ms 111 = 320ms	ult)									

SBAS482A-JANUARY 2010-REVISED MAY 2010



www.ti.com

7	6	5	4	3	2	1	0	
0	0	0	ACQTIME4	ACQTIME3	ACQTIME2	ACQTIME1	ACQTIME0	
Bits[7:5]	Always write '0'							
Bits[4:0]	ACQTIME[4:0]: Si	gnal acquire tim	e					
	These bits set the t t _{ACQ} = ACQTIME[4		e signal before a c	conversion (defaul	t = 0).			
	PWR	CONFIG: Pow	er-Up Configu	uration Regis	ter (Address :	= 15h)		
7	6	5	4	3	2	1	0	
CALCNTL	PWRCONPOL	PWRCONEN	PWRUPTIME4	PWRUPTIME3	PWRUPTIME2	PWRUPTIME1	PWRUPTIME	
Bit 7	CALCNTL: Calibra	ation control						
	0 = Setting CH3 in 1 = Setting CH3 in					IXOUT pin. (defa	ult)	
Bit 6	PWRCONPOL: PV	VRCON pin pola	rity					
	0 = Active low (def 1 = Active high	ault)						
Bit 5	PWRCONEN: PW	RCON enable						
	0 = The PWRCON 1 = The PWRCON							
Bits[4:0] PWRUPTIME[4:0]: Power-up time setting								
	These hits set the	power-up time (de	efault = 0).					

7	6	5	4	3	2	1	0
RST/ID7	RST/ID6	RST/ID5	RST/ID4	RST/ID3	RST/ID2	RST/ID1	RST/ID0

A read of this register returns the device ID when A0 determines the last bit of the device ID (0001100A0). A write to this register of 10101010 generates a software reset of the ADS7924.



I²C INTERFACE

The ADS7924 communicates through an l^2C interface. l^2C is a two-wire, open-drain interface that supports multiple devices and masters on a single bus. Devices on the l^2C bus only drive the bus lines low by connecting them to ground; they never drive the bus lines high. Instead, the bus wires are pulled high by pull-up resistors, so the bus wires are high when no device is driving them low. This way, two devices cannot conflict; if two devices drive the bus simultaneously, there is no driver contention.

Communication on the l^2C bus always takes place between two devices, one acting as the master and the other as the slave. Both masters and slaves can read and write, but slaves can only do so under the direction of the master. Some l^2C devices can act as masters or slaves, but the ADS7924 can only act as a slave device.

An l^2C bus consists of two lines, SDA and SCL. SDA carries data; SCL provides the clock. All data are transmitted across the l^2C bus in groups of eight bits. To send a bit on the l^2C bus, the SDA line is driven to the appropriate level while SCL is low (a low on SDA indicates the bit is zero; a high indicates the bit is one). Once the SDA line settles, the SCL line is brought high, then low. This pulse on SCL clocks the SDA bit into the receiver shift register. If the l^2C bus is held idle for more than 25ms, the bus times out.

The I²C bus is bidirectional: the SDA line is used for both transmitting and receiving data. When the master reads from a slave, the slave drives the data line; when the master sends to a slave, the master drives the data line. The master always drives the clock line. The ADS7924 never drives SCL, because it cannot act as a master. On the ADS7924, SCL is an input only.

Most of the time the bus is idle; no communication occurs, and both lines are high. When communication is taking place, the bus is active. Only master devices can start a communication and initiate a START condition on the bus. Normally, the data line is only allowed to change state while the clock line is low. If the data line changes state while the clock line is high, it is either a START condition or a STOP condition. A START condition occurs when the clock line is high and the data line goes from high to low. A STOP condition occurs when the clock line is high and the data line goes from low to high.

After the master issues a START condition, it sends a byte that indicates which slave device it wants to communicate with. This byte is called the *address* byte. Each device on an I^2C bus has a unique 7-bit address to which it responds. The master sends an address in the address byte, together with a bit that indicates whether it wishes to read from or write to the slave device.

Every byte transmitted on the I²C bus, whether it is address or data, is acknowledged with an *acknowledge* bit. When the master has finished sending a byte (eight data bits) to a slave, it stops driving SDA and waits for the slave to acknowledge the byte. The slave acknowledges the byte by pulling SDA low. The master then sends a clock pulse to clock the acknowledge bit. Similarly, when the master has finished reading a byte, it pulls SDA low to acknowledge this to the slave. It then sends a clock pulse to clock the bit. (The master always drives the clock line.)

A *not-acknowledge* is performed by simply leaving SDA high during an acknowledge cycle. If a device is not present on the bus, and the master attempts to address it, it receives a not-acknowledge because no device is present at that address to pull the line low.

When the master has finished communicating with a slave, it may issue a STOP condition. When a STOP condition is issued, the bus becomes idle again. The master may also issue another START condition. When a START condition is issued while the bus is active, it is called a repeated START condition.

See the *Timing Diagrams* section for a timing diagram showing the ADS7924 I²C transaction.

I²C ADDRESS SELECTION

The ADS7924 has one address pin, A0, that sets the I^2C address. This pin can be connected to ground or VDD, allowing two addresses to be selected with one pin as shown in Table 5. The state of the address pin A0 is sampled continuously.

Table 5. A0 Pin Connection and Corresponding					
Slave Address					

A0 PIN	SLAVE ADDRESS
Ground	1001000
DVDD	1001001

I²C SPEED MODES

The ADS7924 supports the I^2C standard and fast modes. Standard mode allows a clock frequency of up to 100kHz and fast mode permits a clock frequency of up to 400kHz.

SLAVE MODE OPERATIONS

The ADS7924 can act as either slave receivers or slave transmitters. As a slave device, the ADS7924 cannot drive the SCL line.

```
Copyright © 2010, Texas Instruments Incorporated
```

SBAS482A - JANUARY 2010 - REVISED MAY 2010



In slave receive mode the first byte transmitted from the master to the slave is the address with the R/W bit low. This byte allows the slave to be written to. The next byte transmitted by the master is the register pointer byte. The ADS7924 then acknowledges receipt of the register pointer byte. The next two bytes are written to the address given by the register pointer. The ADS7924 acknowledges each byte sent. Register bytes are sent with the most significant byte first, followed by the least significant byte.

Transmit Mode:

In slave transmit mode, the first byte transmitted by the master is the 7-bit slave address followed by the high R/W bit. This byte places the slave into transmit mode and indicates that the ADS7924 is being read from. The next byte transmitted by the slave is the most significant byte of the register that is indicated by the register pointer. This byte is followed by an acknowledgment from the master. The remaining




www.ti.com

least significant byte is then sent by the slave and is followed by an acknowledgment from the master. The master may terminate transmission after any byte by not acknowledging or issuing a START or STOP condition.

WRITING THE REGISTERS

To access a write register from the ADS7924, the master must first write the appropriate value to the Pointer address. The Pointer address <u>is</u> written directly after the slave address byte, low R/W bit, and a successful slave acknowledgment. After the Pointer address is written, the slave acknowledges and the master issues a STOP or a repeated START condition. The MSB of the pointer address is the increment (INC) bit. When set to '1', the register address is automatically incremented after every register write which allows convenient writing of multiple registers. Set INC to '0' when writing a single register. Figure 30 and Figure 31 show timing examples.



(1) The value of A0 is determined by the A0 pin.


(2) When INC is set to '0', the address pointer remains unchanged after a read.

(3) Bits P[4:0] point to the register to be written.

Figure 30. Writing a Single Register Timing Diagram



SBAS482A-JANUARY 2010-REVISED MAY 2010



(1) The value of A0 is determined by the A0 pin.

(2) When INC is set to '1', the address pointer automatically increments for multiple register writes.

(3) Bits P[4:0] point to the storing register to be written.

Figure 31. Writing Multiple Registers Timing Diagram




SBAS482A - JANUARY 2010 - REVISED MAY 2010

READING THE REGISTERS

To read a specific register from the ADS7924, the master must first write the appropriate value to the pointer address. The pointer address <u>is</u> written directly after the slave address byte, low R/W bit, and a successful slave acknowledgment. The MSB of the pointer address is the INC bit. When set to '1', the register address is automatically incremented after every register read which allows convenient reading of multiple registers. Set INC to '0' when reading a single register.

The master may issue a START condition and send the slave address byte with the R/W bit high to begin the read. Note that if the previously selected register is to be read again there is no need to update the pointer address. Figure 32 to Figure 34 show examples of register reads.




(1) The value of A0 is determined by the A0 pin.

(2) When INC is set to '0', the address pointer remains unchanged after a read.

(3) Bits P[4:0] point to the register to be read.






(1) The value of A0 is determined by the A0 pin.









(1) The value of A0 is determined by the A0 pin.

(2) When INC is set to '1', the address pointer automatically increments for multiple register reads.

(3) Bits P[4:0] point to the register to be read.

Figure 34. Reading Multiple Registers Timing Diagram

APPLICATION INFORMATION

AVERAGE POWER CONSUMPTION

With its fast conversion time and programmable sleep time with near-zero power, the ADS7924 allows periodic monitoring of the inputs with a very low average power dissipation, especially as the monitoring interval increases. The average current required can be calculated as the weighed average of the currents consumed during the power-up, acquisition, converting, and sleep periods using Equation 3.

$$I_{AVERAGE} = \frac{I_{PU}t_{PU} + I_{ACQ}t_{ACQ} + I_{CONV}t_{CONV} + I_{SLEEP}t_{SLEEP}}{I_{AVERAGE}}$$

t_{CYCLE}

As an example, calculate the average current in the following configuration:

- Mode programmed to Auto-Scan with Sleep
- Power-up time (t_{PU}) programmed to '0'
- Acquisition time (t_{ACQ}) programmed to 6μs
- Sleep time (t_{SLEEP}) programmed to 2.5ms
- AVDD = 2.2V

Looking at Figure 28, the cycle time is seen to equal $t_{CYCLE} = 4t_{PU} + 4t_{ACQ} + 4t_{CONV} + 4t_{SLEEP} = 4(0) + 4(6\mu s) + 4(4\mu s) + 4(2.5ms) = 10.04ms.$

Table 6 lists the supply current for different supply voltages and operating conditions. Using the data for 2.2V with the calculated cycle time in Equation 3 gives the following average current:

$$I_{AVEPAGE} = \frac{0 + (270\mu\text{A})(4)(6\mu\text{s}) + (400\mu\text{A})(4)(4\mu\text{s}) + (1.25\mu\text{A})(4)(2.5m\text{s})}{2.5\mu\text{A}} = 2.5\mu\text{A}$$

10.04ms

I_{AVERAGE} =

	AVDD						
STATUS	5V	3.3V	2.7V	2.2V			
Idle	1µA	1µA	1µA	1µA			
Awake	45µA	25µA	20µA	15µA			
Acquiring	315µA	285µA	275µA	270µA			
Converting	730µA	520µA	450µA	400µA			
Sleeping	ЗµА	2μΑ	1.5µA	1.25µA			

Note the acquisition, conversion, and sleep times are multiplied by 4 because these are repeated four times in one cycle when in auto-scan with sleep mode.

Average power dissipation for the above configuration where all four inputs are monitored every 10ms is $(2.2V)(2.5\mu A) = 5.5\mu W$.

Figure 3 and Figure 4 plot Equation 3 to help illustrate the relationship between cycle time and average power dissipation.

www.ti.com

(3)

(4)



ADS7924

www.ti.com

BASIC CONNECTIONS

The ADS7924 provides a break-out point in the signal path between the multiplexer output and the ADC input for external signal conditioning, if desired. Typical uses include adding an op amp, such as the TLV2780, along with an RC filter circuit.

Using an Op Amp

Adding an op amp provides a high input impedance to the sensor source and buffers the capacitive ADC input from high-impedance sensor circuits, as shown in Figure 35. Note that high-impedance input signals can be momentarily disrupted when coupled directly to a capacitive input like that of a sampling ADC. This disruption can create errors when sampling. The use of an op amp is recommended in these cases.




Figure 35. Sensor Data Acquisition with TLV2780 Buffer Amplifier

SBAS482A-JANUARY 2010-REVISED MAY 2010

Using an Op Amp and RC Filter

Placing an RC low-pass filter in the signal path allows for filtering out noise. The RC component values should allow for sufficient settling time when changing from channel to channel. The time required for a full-scale input signal to settle to within 1LSB of a 12-bit ADC is given by Equation 5: (5)

Settling Time = $R \times C \times \ln(2^{12})$

R_x and C form a low-pass filter for removing sensor and noise from other sources at the op amp input pin. The low-pass bandwidth is given by Equation 6:

 $f_{-3dB} = 1/(2\pi RC)$

(6)


The f-3dB should be chosen such that the signals of interest are within half of the programmable sampling frequency. The noise bandwidth is given by Equation 7:

 $f_{NB} = 1/(4RC)$

(7)

This term should be set to reduce noise bandwidth but still allow for enough settling time. Note that the ADS7924 has internal registers ACQCONFIG (address = 14h), PWRCONF (address = 15h), and SLPCONFIG (address = 13h) that can be programmed to slow down the channel-to-channel power up, acquisition, and sleep periods if needed to allow for a longer settling time requirement.

In Figure 36, R is the sum of the sensor output impedance R_{SENSOR}, the internal MUX resistance R_{MUX} (approximately 60Ω), and external resistor R_x. The primary benefit of having the filter at the input of the op amp is that the amplifier does not have to drive the filter, which can cause instability with large capacitor values that may be needed in order to filter noise to low levels.



NOTE: f_{-3dB} BW = 159kHz, R = 1k Ω , and C = 1nF where R = R_{MUX} + R_{SENSOR} + R_X.

Figure 36. Sensor Data Acquisition with Filter and TLV2780 Buffer Amplifier





ADS7924


www.ti.com

Op Amp Power-Up Time

The TLV2780 typically powers up from a shutdown state in 800ns. This period is well within the ADS7924 minimum acquisition time of 6μ s. Setting the PWRCONFIG register (address = 15h) allows for more time if another op amp with a shutdown feature is used.

Using an RC Filter

For applications where low output impedance signals are provided for the ADS7924 inputs, a simple RC filter may suffice, as shown in Figure 37.



NOTE: f_{-3dB} BW = 159kHz, R = 1k Ω , and C = 1nF where R = R_{MUX} + R_{SENSOR} + R_X, C = C_X + C_{ADCIN}, R_{MUX} is approximately 60 Ω , and C_{ADCIN} is approximately 15pF.

Figure 37. Sensor Data Acquisition with Filter Only

 C_X should be greater than 200pF, if possible. When coupled directly to the ADC input, using a capacitor with this value allows for faster settling when scanning between channels.

SBAS482A – JANUARY 2010 – REVISED MAY 2010

www.ti.com


Op Amp with Filter and Gain Option

Both filtering and gain are added in Figure 38. Gain is given by Equation 8:

$Gain = 1 + R_1/R_2$

Where:

R is the sum of the sensor output impedance R_{SENSOR} , the internal MUX resistance R_{MUX} (approximately 60 Ω), and the external resistor R_X . (8)




NOTE: f_{-3dB} BW = 159kHz, R = 1k Ω , and C = 1nF where R = $R_{MUX} + R_{SENSOR} + R_X$, and R_{MUX} is approximately 60 Ω . Gain = 1 + R_1/R_2 . Figure 38. Sensor Data Acquisition with Gain Set Resistors, Filter, and TLV2780 Buffer Amplifier



Driving an RC Filter and the ADCIN Pin With An Op Amp

A filter can be placed at the output of the op amp, as shown in Figure 39. Care must be taken to ensure that the op amp is capable of driving the RC filter circuit without the op amp becoming unstable. One of the benefits of this circuit is that the op amp noise is filtered along with sensor and other system noise right at the ADC input pin.



NOTE: C = 200pF, R = $1k\Omega$, and the capacitance at the ADCIN pin is approximately 15pF.

Figure 39. Sensor Data Acquisition with an Op Amp Driving an RC Filter

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins I	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
ADS7924IRTER	ACTIVE	WQFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS7924IRTET	ACTIVE	WQFN	RTE	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*/	All dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	ADS7924IRTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
	ADS7924IRTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS7924IRTER	WQFN	RTE	16	3000	367.0	367.0	35.0
ADS7924IRTET	WQFN	RTE	16	250	210.0	185.0	35.0

MECHANICAL DATA



- A. All linear almensions are in millimeters. Dimensioning and tolerancing per A B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. Falls within JEDEC MO-220.




RTE (S-PWQFN-N16) PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: A. All linear dimensions are in millimeters



RTE (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated