















AMC1300

SBAS895A -MAY 2018-REVISED JUNE 2018

AMC1300x Precision, ±250-mV Input, Reinforced Isolated Amplifier

Features

- ±250-mV Input Voltage Range Optimized for **Current Measurement Using Shunt Resistors**
- Low Offset Error and Drift:
 - AMC1300B: ±0.2 mV (max), ±3 μV/°C (max)
 - AMC1300: ±2 mV (max), ±4 μV/°C (max)
- Fixed Gain: 8.2
- Very Low Gain Error and Drift:
 - AMC1300B: ±0.3% (max), ±50 ppm/°C (max)
 - AMC1300: ±1% (max), ±50 ppm/°C (typ)
- Low Nonlinearity and Drift: 0.03%, 1 ppm/°C (typ)
- 3.3-V Operation on High-Side (AMC1300B)
- System-Level Diagnostic Features
- Safety-Related Certifications:
 - 7071-V_{PK} Reinforced Isolation per DIN V VDE V 0884-11: 2017-01
 - 5000-V_{RMS} Isolation for 1 Minute per UL1577
- High CMTI on AMC1300B: 140 kV/µs (typ)

Applications

- Shunt-Resistor-Based Current Sensing In:
 - Motor Drives
 - Frequency Inverters
 - Uninterruptible Power Supplies

3 Description

The AMC1300 is a precision, isolated amplifier with an output separated from the input circuitry by an isolation barrier that is highly resistant to magnetic interference. This barrier is certified to provide reinforced galvanic isolation of up to 5 kV_{RMS} according to VDE V 0884-11 and UL1577. Used in conjunction with isolated power supplies, this isolated amplifier separates parts of the system that operate on different common-mode voltage levels and protects lower-voltage parts from damage.

The input of the AMC1300 is optimized for direct connection to shunt resistors or other low voltagelevel signal sources. The excellent performance of the device supports accurate current control resulting in system-level power savings and, especially in motor control applications, lower torque ripple. The integrated common-mode overvoltage and missing high-side supply voltage detection features of the simplify system-level AMC1300 design diagnostics.

The AMC1300 is offered with two performance grade options: the AMC1300B is specified over the extended industrial temperature range of -55°C to +125°C, and the AMC1300 for operation at -40°C to +125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
AMC1300	SOIC (8)	5.85 mm × 7.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents

1	Features 1		8.1 Overview	18
2	Applications 1		8.2 Functional Block Diagram	18
3	Description 1		8.3 Feature Description	18
4	Revision History2		8.4 Device Functional Modes	20
5	Device Comparison Table3	9	Application and Implementation	21
6	Pin Configuration and Functions		9.1 Application Information	21
7	Specifications		9.2 Typical Application	21
′	7.1 Absolute Maximum Ratings		9.3 Do's and Don'ts	23
	5	10	Power Supply Recommendations	24
	7.2 ESD Ratings	11	Layout	25
	7.4 Thermal Information		11.1 Layout Guidelines	
	7.5 Power Ratings		11.2 Layout Example	
	7.6 Insulation Specifications	12	Device and Documentation Support	
	7.7 Safety-Related Certifications		12.1 Documentation Support	26
	7.8 Safety Limiting Values		12.2 Receiving Notification of Documentation Updates	26
	7.9 Electrical Characteristics		12.3 Community Resources	26
	7.10 Switching Characteristics		12.4 Trademarks	26
	7.11 Insulation Characteristics Curves		12.5 Electrostatic Discharge Caution	26
	7.12 Typical Characteristics		12.6 Glossary	27
8	Detailed Description	13	Mechanical, Packaging, and Orderable Information	27

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


CI	hanges from Original (May 2018) to Revision A P	age
•	Changed Reinforced Isolation Capacitor Lifetime Projection figure	. 10



5 Device Comparison Table

PARA	METER	AMC1300B	AMC1300
High-side supply voltage, VDD1		3.0 V to 5.5 V	4.5 V to 5.5 V
Specified ambient temperatu	re, T _A	−55°C to +125°C	−40°C to +125°C
land offert veltage \/	4.5 V ≤ VDD1 ≤ 5.5 V	.0.2\/	±2 mV
Input offset voltage, V _{OS}	3.0 V ≤ VDD1 ≤ 4.5 V	±0.2 mV	Not applicable
Input offset drift, TCV _{OS}	·	±3 μV/°C (max)	±4 μV/°C (max)
Gain error, E _G		±0.3%	±1%
Gain error drift, TCE _G		±15 ppm/°C (typ), ±50 ppm/°C (max)	±50 ppm/°C (typ)
Common-mode transient immunity, CMTI		75 kV/µs (min), 140 kV/µs (typ)	15 kV/µs (min), 30 kV/µs (typ)
Output bandwidth, BW		250 kHz (min), 310 kHz (typ)	170 kHz (min), 230 kHz (typ)
INP, INN to OUTP, OUTN signal delay (50% – 90%)		3 µs (max)	3.4 µs (max)

6 Pin Configuration and Functions



Pin Functions

	PIN TYPE		DESCRIPTION	
NO.	NAME	ITPE	DESCRIPTION	
1	VDD1	_	High-side power supply, 3.0 V to 5.5 V for the AMC1300B (4.5 V to 5.5 V for the AMC1300), relative to GND1. See the <i>Power Supply Recommendations</i> section for power-supply decoupling recommendations.	
2	INP	I	Noninverting analog input	
3	INN	1	Inverting analog input	
4	GND1	_	High-side analog ground	
5	GND2	_	Low-side analog ground	
6	OUTN	0	Inverting analog output	
7	OUTP	0	Noninverting analog output	
8	VDD2	_	Low-side power supply, 3.0 V to 5.5 V. See the <i>Power Supply Recommendations</i> section for power-supply decoupling recommendations.	



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
Dower oupply voltage	VDD1 to GND1	-0.3	6.5	V
Power-supply voltage	VDD2 to GND2	-0.3	6.5	V
Input voltage	INP, INN	GND1 – 6	VDD1 + 0.5	V
Output voltage	OUTP, OUTN	GND2 - 0.5	VDD2 + 0.5	V
Input current	Continuous, any pin except power-supply pins	-10	10	mA
Tomporatura	Junction, T _J		150	°C
Temperature	Storage, T _{stg}	-65	150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Flootroctotic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	\/
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER	SUPPLY		'			
	High aids navor supply	VDD1 to GND1, AMC1300	4.5	5	5.5	V
	High-side power supply	VDD1 to GND1, AMC1300B	3.0	5	5.5	V
	Low-side power supply	VDD2 to GND2	3.0	3.3	5.5	V
ANALO	ANALOG INPUTS					
V _{Clipping}	Differential input voltage before clipping output	$V_{IN} = V_{INP} - V_{INN}$		±320		mV
V _{FSR}	Specified linear differential input full-scale	$V_{IN} = V_{INP} - V_{INN}$	-250		250	mV
	Absolute common-mode input voltage ⁽¹⁾	(V _{INP} + V _{INN}) / 2 to GND1	-2		VDD1	V
V_{CM}	Operating common-mode input voltage	(V _{INP} + V _{INN}) / 2 to GND1	-0.16		VDD1 – 2.1	V
TEMPERATURE RANGE						
_	Charified ambient temperature	AMC1300	-40		125	°C
T _A	Specified ambient temperature	AMC1300B	-55		125	30

⁽¹⁾ Steady-state voltage supported by the device in case of a system failure. See the specified common-mode input voltage V_{CM} for normal operation. Observe analog input voltage range as specified in the Absolute Maximum Ratings table.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DWV (SOIC)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	85.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	26.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	43.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	4.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	41.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Power Ratings

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
D. Marianura rayuna dissination (bath sides)		VDD1 = VDD2 = 5.5 V	98.45	mW
P_D	Maximum power dissipation (both sides)	VDD1 = VDD2 = 3.6 V, AMC1300B only	56.52	IIIVV
Б	Maximum namer dissination (high side aunaly)	VDD1 = 5.5 V	53.90	mW
P _{D1}	Maximum power dissipation (high-side supply)	VDD1 = 3.6 V, AMC1300B only	30.60	IIIVV
D	Maximum nawar discinction (law side supply)	VDD2 = 5.5 V	44.55	mW
P_{D2}	Maximum power dissipation (low-side supply)	VDD2 = 3.6 V	25.92	IIIVV



7.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENER	RAL			
CLR	External clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 9	mm
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface		mm
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation (2 x 0.0105 mm)	≥ 0.021	mm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	1	
		Rated mains voltage ≤ 300 V _{RMS}	I-IV	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600 V _{RMS}	I-IV	
	por 120 0000 1 1	Rated mains voltage ≤ 1000 V _{RMS}	1-111	
DIN V	VDE V 0884-11 (VDE V 0884-	11): 2017-01 ⁽²⁾		
V_{IORM}	Maximum repetitive peak isolation voltage	At AC voltage	2121	V_{PK}
V_{IOWM}	Maximum-rated isolation working voltage	At AC voltage (sine wave); see Figure 4	1500	V_{RMS}
		At DC voltage	2121	V_{DC}
V	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$, $t = 60 s$ (qualification test)	7071	V _{PK}
V_{IOTM}		$V_{TEST} = 1.2 \times V_{IOTM}$, t = 1 s (100% production test)	8485	VPK
V_{IOSM}	Maximum surge isolation voltage (3)	Test method per IEC 60065, 1.2/50- μ s waveform, $V_{TEST} = 1.6 \times V_{IOSM} = 12800 V_{PK}$ (qualification)	8000	V_{PK}
		Method a, after input/output safety test subgroup 2 / 3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s, $V_{pd(m)} = 1.2 \times V_{IORM} = 2545$ V_{PK} , $t_m = 10$ s	≤ 5	
q_{pd}	Apparent charge ⁽⁴⁾	Method a, after environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s, $V_{pd(m)} = 1.6 \times V_{IORM} = 3394$ V_{PK} , $t_m = 10$ s	≤ 5	рС
		Method b1, at routine test (100% production) and preconditioning (type test), $V_{ini} = V_{IOTM}$, $t_{ini} = 1$ s, $V_{pd(m)} = 1.875 \times V_{IORM} = 3977 V_{PK}$, $t_m = 1$ s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	$V_{IO} = 0.5 V_{PP}$ at 1 MHz	~1	pF
		V _{IO} = 500 V at T _A = 25°C	> 10 ¹²	
R_{IO}	Insulation resistance, input to output (5)	V _{IO} = 500 V at 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	Ω
	input to output	V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		55/125/2 1	
UL157	7			4
V _{ISO}	Withstand isolation voltage	$V_{TEST} = V_{ISO} = 5000 \ V_{RMS}$ or 7000 V_{DC} , $t = 60$ s (qualification), $V_{TEST} = 1.2 \times V_{ISO} = 6000 \ V_{RMS}$, $t = 1$ s (100% production test)	5000	V _{RMS}

⁽¹⁾ Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.

- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier are tied together, creating a two-pin device.

⁽²⁾ This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.



7.7 Safety-Related Certifications

VDE	UL
Certified according to DIN V VDE V 0884-11 (VDE V 0884-11): 2017-01, DIN EN 60950-1 (VDE 0805 Teil 1): 2014-08, and DIN EN 60065 (VDE 0860): 2005-11	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Reinforced insulation	Single protection
Certificate number: 40040142	File number: E181974

7.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _S	Safety input, output,	$R_{\theta,JA} = 85.4^{\circ}\text{C/W}, T_J = 150^{\circ}\text{C}, T_A = 25^{\circ}\text{C}, VDD1 = VDD2 = 5.5 V, see Figure 2}$			266	A
	or supply current	$R_{\theta,JA} = 85.4$ °C/W, $T_J = 150$ °C, $T_A = 25$ °C, VDD1 = VDD2 = 3.6 V, AMC1300B only, see Figure 2	406		mA	
Ps	Safety input, output, or total power ⁽¹⁾	$R_{\theta JA} = 85.4$ °C/W, $T_J = 150$ °C, $T_A = 25$ °C, see Figure 3			1463	mW
T_S	Maximum safety temperature				150	°C

⁽¹⁾ The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, $R_{\theta JA}$, in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

7.9 Electrical Characteristics

minimum and maximum specifications of the AMC1300 apply from $T_A = -40^{\circ}\text{C}$ to +125°C, VDD1 = 4.5 V to 5.5 V, VDD2 = 3.0 V to 5.5 V, INP = -250 mV to +250 mV, and INN = GND1 = 0 V; minimum and maximum specifications of the AMC1300B apply from $T_A = -55^{\circ}\text{C}$ to +125°C, VDD1 = 3.0 V to 5.5 V, VDD2 = 3.0 V to 5.5 V, INP = -250 mV to +250 mV, and INN = GND1 = 0 V; typical specifications are at $T_A = 25^{\circ}\text{C}$, VDD1 = 5 V, and VDD2 = 3.3 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG	3 INPUT		•		•	
V _{CMov}	Common-mode overvoltage detection level		VDD1 – 2			V
	Hysteresis of common-mode overvoltage detection level			95		mV
Vos	loost offert valte as (1)	AMC1300, initial, at $T_A = 25$ °C, $V_{INP} = V_{INN} = GND1$	-2	±0.01	2	\/
	Input offset voltage ⁽¹⁾	AMC1300B, initial, at $T_A = 25$ °C, $V_{INP} = V_{INN} = GND1$	-0.2	±0.01	0.2	mV
TCV _{OS}	Input offset drift ⁽¹⁾	AMC1300	-4	±1.3	4	\//00
		AMC1300B	-3	±1	3	μV/°C
CMDD	Common-mode rejection ratio	f _{IN} = 0 Hz, V _{CM min} ≤ V _{CM} ≤ V _{CM max}		-100		4D
CMRR		f _{IN} = 10 kHz, V _{CM min} ≤ V _{CM} ≤ V _{CM max}		-98		dB
C _{IN}	Single-ended input capacitance	INN = GND1, f _{IN} = 275 kHz		2		pF
C _{IND}	Differential input capacitance	f _{IN} = 275 kHz		1		pF
R _{IN}	Single-ended input resistance	INN = GND1		19		kΩ
R _{IND}	Differential input resistance			22		kΩ
I _{IB}	Input bias current	$INP = INN = GND1$, $I_{IB} = (I_{IBP} + I_{IBN}) / 2$	-41	-30	-24	μΑ
TCI _{IB}	Input bias current drift			±1		nA/°C
I _{IO}	Input offset current			±5		nA

(1) The typical value includes one sigma statistical variation.

Submit Documentation Feedback

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum junction temperature.

 $P_S = I_S \times LDOIN_{max}$, where LDOINV_{max} is the maximum supply voltage.



Electrical Characteristics (continued)

minimum and maximum specifications of the AMC1300 apply from $T_A = -40^{\circ}\text{C}$ to +125°C, VDD1 = 4.5 V to 5.5 V, VDD2 = 3.0 V to 5.5 V, INP = -250 mV to +250 mV, and INN = GND1 = 0 V; minimum and maximum specifications of the AMC1300B apply from $T_A = -55^{\circ}\text{C}$ to +125°C, VDD1 = 3.0 V to 5.5 V, VDD2 = 3.0 V to 5.5 V, INP = -250 mV to +250 mV, and INN = GND1 = 0 V; typical specifications are at $T_A = 25^{\circ}\text{C}$, VDD1 = 5 V, and VDD2 = 3.3 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG	OUTPUT					
	Nominal gain			8.2		V/V
		AMC1300, initial, at T _A = 25°C	-1%	0.4%	1%	
E _G	Gain error ⁽¹⁾	AMC1300B, initial, at T _A = 25°C	-0.3%	±0.05 %	0.3%	
TCE _G	Gain error drift ⁽¹⁾	AMC1300		±50		ppm/°C
ICE _G	Gain endi dilit.	AMC1300B	-50	±15	50	ррпі/ С
	Nonlinearity ⁽¹⁾		-0.03%	±0.01 %	0.03%	
	Nonlinearity drift			±1		ppm/°C
THD	Total harmonic distortion	$V_{IN} = 0.5 \text{ V}, f_{IN} = 10 \text{ kHz}, BW = 100 \text{ kHz}$		-85		dB
	Output noise	$V_{INP} = V_{INN} = GND1$, BW = 100 kHz		230		μV_{RMS}
SNR	Signal-to-noise ratio	$V_{IN} = 0.5 \text{ V}, f_{IN} = 1 \text{ kHz}, BW = 10 \text{ kHz}$	80	85		dB
SIVIX	Signal-to-noise ratio	$V_{IN} = 0.5 \text{ V}, f_{IN} = 10 \text{ kHz}, BW = 100 \text{ kHz}$		72		uБ
	Power-supply rejection ratio (2)	PSRR vs VDD1, at DC		-103		
PSRR		PSRR vs VDD1, 100-mV and 10-kHz ripple		-96		
FORK		PSRR vs VDD2, at DC	- 106			dB
		PSRR vs VDD2, 100-mV and 10-kHz ripple		-86		
V_{CMout}	Common-mode output voltage		1.39	1.44	1.49	V
V _{FAILSAFE}	Failsafe differential output voltage	V _{CM} ≥ V _{CMov} or VDD1 missing		-2.6	-2.5	V
DW	Output has a desidable	AMC1300	170	230		1.11=
BW	Output bandwidth	AMC1300B	250	310		kHz
R _{OUT}	Output resistance	On OUTP or OUTN		< 0.2		Ω
	Output short-circuit current			±13		mA
CMTI	Common-mode transient	GND1 - GND2 = 1 kV, AMC1300	15	30		10///10
CIVITI	immunity	GND1 - GND2 = 1 kV, AMC1300B	75	75 140		kV/µs
POWER S	SUPPLY					
VDD1 _{UV}	VDD1 undervoltage detection threshold voltage	VDD1 falling	1.75	2.53	2.7	V
IDD4	High side supply supply	AMC1300B only, 3.0 V ≤ VDD1 ≤ 3.6 V 6.3			8.5	^
IDD1	High-side supply current	4.5 V ≤ VDD1 ≤ 5.5 V		7.2	9.8	mA
IDDO	Low-side supply current	3.0 V ≤ VDD2 ≤ 3.6 V		5.3	7.2	A
IDD2	LOW CIGO CURRIN CURRONS	4.5 V ≤ VDD2 ≤ 5.5 V				mA

⁽²⁾ This parameter is output referred.



7.10 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _r	Rise time of OUTP, OUTN	See Figure 1		1.3		μs
t _f	Fall time of OUTP, OUTN	See Figure 1		1.3		μs
	INP, INN to OUTP, OUTN	AMC1300, unfiltered output, see Figure 1		1.5	2.2	
signal delay (50% – 10%)		AMC1300B, unfiltered output, see Figure 1		1	1.5	μs
	INP, INN to OUTP, OUTN	AMC1300, unfiltered output, see Figure 1		2	2.7	
	signal delay (50% - 50%)	AMC1300B, unfiltered output, see Figure 1		1.6	2.1	μs
	INP, INN to OUTP, OUTN	AMC1300, unfiltered output, see Figure 1		2.7	3.4	
signal delay (50% – 90%)		AMC1300B, unfiltered output, see Figure 1		2.5	3	μs
t _{AS}	Analog settling time	VDD1 step to 3.0 V with VDD2 ≥ 3.0 V, to OUTP, OUTN valid, 0.1% settling		500		μs





Figure 1. Rise, Fall, and Delay Time Waveforms



7.11 Insulation Characteristics Curves




Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated



7.12 Typical Characteristics

at VDD1 = 5 V, VDD2 = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)




Copyright © 2018, Texas Instruments Incorporated

Submit Documentation Feedback

STRUMENTS

Typical Characteristics (continued)

at VDD1 = 5 V, VDD2 = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)



Submit Documentation Feedback

3.5 3.75

4.25 4.5 4.75 5 5.25

VDD1 (V)

Figure 15. Input Bias Current

vs High-Side Supply Voltage

3.25

Copyright © 2018, Texas Instruments Incorporated

80

Temperature (℃)

Figure 16. Input Bias Current vs Temperature

-55°C $\leq T_A < -40$ °C for AMC1300B only

95 110 125


5.5

-40 -25 -10



Typical Characteristics (continued)

at VDD1 = 5 V, VDD2 = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)




Copyright © 2018, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS

Typical Characteristics (continued)

at VDD1 = 5 V, VDD2 = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated



Typical Characteristics (continued)

at VDD1 = 5 V, VDD2 = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)







Figure 30. Input-Referred Noise Density vs Frequency







Figure 31. Signal-to-Noise Ratio vs Input Voltage

Figure 32. Signal-to-Noise Ratio vs Supply Voltage







Figure 33. Signal-to-Noise Ratio vs Temperature

Figure 34. Power-Supply Rejection Ratio vs Ripple Frequency

TEXAS INSTRUMENTS

Typical Characteristics (continued)

at VDD1 = 5 V, VDD2 = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)







Figure 35. Output Common-Mode Voltage vs Low-Side Supply Voltage

Figure 36. Output Common-Mode Voltage vs Temperature








Figure 37. Output Bandwidth vs Low-Side Supply Voltage

Figure 38. Output Bandwidth vs Temperature





ply Voltage Figure 40. Supply Current vs Temperature


Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated



Typical Characteristics (continued)

at VDD1 = 5 V, VDD2 = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)



Copyright © 2018, Texas Instruments Incorporated

Product Folder Links: AMC1300




8 Detailed Description

8.1 Overview

The AMC1300 is a fully-differential, precision, isolated amplifier. The input stage of the device consists of a fully-differential amplifier that drives a second-order, delta-sigma ($\Delta\Sigma$) modulator. The modulator uses the internal voltage reference and clock generator to convert the analog input signal to a digital bitstream. The drivers (called TX in the *Functional Block Diagram*) transfer the output of the modulator across the isolation barrier that separates the high-side and low-side voltage domains. The received bitstream and clock are synchronized and processed, as shown in the *Functional Block Diagram*, by a fourth-order analog filter on the low-side and presented as a differential output of the device.

The SiO₂-based, double-capacitive isolation barrier supports a high level of magnetic field immunity, as described in *ISO72x Digital Isolator Magnetic-Field Immunity*. The digital modulation used in the AMC1300 and the isolation barrier characteristics result in high reliability and common-mode transient immunity.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Analog Input

The differential amplifier input stage of the AMC1300 feeds a second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator. The gain of the differential amplifier is set by internal precision resistors to a factor of 4 with a differential input impedance of 22 k Ω . The modulator converts the analog signal into a bitstream that is transferred over the isolation barrier, as described in the *Isolation Channel Signal Transmission* section.

There are two restrictions on the analog input signals (V_{INP} and V_{INN}). First, if the input voltage exceeds the range GND1 – 6 V to VDD1 + 0.5 V, the input current must be limited to 10 mA because the device input electrostatic discharge (ESD) diodes turn on. In addition, the linearity and noise performance of the device are ensured only when the analog input voltage remains within the specified linear full-scale range (FSR) and within the specified common-mode input voltage range.



Feature Description (continued)

8.3.2 Isolation Channel Signal Transmission

The AMC1300 uses an on-off keying (OOK) modulation scheme to transmit the modulator output bitstream across the SiO₂-based isolation barrier. As shown in Figure 47, the transmitter modulates the bitstream at TX IN with an internally-generated, high-frequency carrier across the isolation barrier to represent a digital *one* and does not send a signal to represent the digital *zero*. The nominal frequency of the carrier used inside the AMC1300 is 480 MHz.

The receiver demodulates the signal after advanced signal conditioning and produces the output. The AMC1300 also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions caused by the high-frequency carrier and IO buffer switching.




Figure 47. Block Diagram of an Isolation Channel

Figure 48 shows the concept of the OOK scheme.




Figure 48. OOK-Based Modulation Scheme




Feature Description (continued)

8.3.3 Fail-Safe Output

The AMC1300 offers a fail-safe output that simplifies diagnostics on a system level. The fail-safe output is active in two cases:

- · When the high-side supply VDD1 of the AMC1300 is missing, or
- When the common-mode input voltage, that is $V_{CM} = (V_{INP} + V_{INN}) / 2$, exceeds the minimum common-mode overvoltage detection level V_{CMov} of VDD1 2 V.

Figure 49 and Figure 50 show the fail-safe output of the AMC1300 as a negative differential output voltage value that does not occur under normal device operation. Use the V_{FAILSAFE} voltage specified in the *Electrical Characteristics* table as a reference value for the fail-safe detection on a system level.



8.4 Device Functional Modes

The AMC1300 is operational when the power supplies VDD1 and VDD2 are applied, as specified in the *Recommended Operating Conditions* table.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The low input voltage range, very low nonlinearity, and temperature drift make the AMC1300 a high-performance solution for industrial applications where shunt-based current sensing with high common-mode voltage levels is required.

9.2 Typical Application

Isolated amplifiers are widely used in frequency inverters, which are critical parts of industrial motor drives, photovoltaic inverters, uninterruptible power supplies, and other industrial applications. The input structure of the AMC1300 is optimized for use with low-value shunt resistors in current sensing applications.

Figure 51 depicts a typical operation of the AMC1300 for current sensing in a frequency inverter application. Phase current measurement is accomplished through the shunt resistors, R_{SHUNT} (in this case, a two-pin shunt). The differential input and the high common-mode transient immunity of the AMC1300 ensure reliable and accurate operation even in high-noise environments (such as the power stage of the motor drive). The high-impedance input and wide input voltage range make the AMC1311 suitable for DC bus voltage sensing.




Figure 51. Using the AMC1300B for Current Sensing in Frequency Inverters



Typical Application (continued)

9.2.1 Design Requirements

Table 1 lists the parameters for this typical application.

Table 1. Design Requirements

PARAMETER	VALUE		
High-side supply voltage	3.3 V or 5 V		
Low-side supply voltage	3.3 V or 5 V		
Voltage drop across the shunt for a linear response	± 250 mV (maximum)		
Signal delay (50% VIN to 90% OUTP, OUTN)	3 μs (maximum)		

9.2.2 Detailed Design Procedure

The high-side power supply (VDD1) for the AMC1300 is derived from the power supply of the upper gate driver. Further details are provided in the *Power Supply Recommendations* section.

The floating ground reference (GND1) is derived from one of the ends of the shunt resistor that is connected to the negative input of the AMC1300 (INN). If a four-pin shunt is used, the inputs of the AMC1300 device are connected to the inner leads and GND1 is connected to one of the outer shunt leads.

Use Ohm's Law to calculate the voltage drop across the shunt resistor (V_{SHUNT}) for the desired measured current: $V_{SHUNT} = I \times R_{SHUNT}$.

Consider the following two restrictions to choose the proper value of the shunt resistor R_{SHUNT}:

- The voltage drop caused by the nominal current range must not exceed the recommended differential input voltage range: V_{SHUNT} ≤ ± 250 mV
- The voltage drop caused by the maximum allowed overcurrent must not exceed the input voltage that causes a clipping output: V_{SHUNT} ≤ V_{Clipping}

For systems using single-ended input ADCs, Figure 52 shows an example of a TLV6001-based signal conversion and filter circuit as used on the AMC1311EVM. Tailor the bandwidth of this filter stage to the bandwidth requirement of the system and use NP0-type capacitors for best performance.




Figure 52. Connecting the AMC1300 Output to a Single-Ended Input ADC

For more information on the general procedure to design the filtering and driving stages of SAR ADCs, see 18-Bit, 1MSPS Data Acquisition Block (DAQ) Optimized for Lowest Distortion and Noise and 18-Bit Data Acquisition Block (DAQ) Optimized for Lowest Power, available for download at www.ti.com.



9.2.3 Application Curves

In frequency inverter applications, the power switches must be protected in case of an overcurrent condition. To allow for fast powering off of the system, a low delay caused by the isolated amplifier is required. Figure 53 shows the typical full-scale step response of the AMC1300. Consider the delay of the required window comparator and the MCU to calculate the overall response time of the system.



Figure 53. Step Response of the AMC1300

The high linearity and low temperature drift of offset and gain errors of the AMC1300, as shown in Figure 54, allow design of motor drives with low torque ripple.




Figure 54. Typical Nonlinearity of the AMC1300

9.3 Do's and Don'ts

Do not leave the inputs of the AMC1300 unconnected (floating) when the device is powered up. If both device inputs are left floating, the input bias current drives these inputs to the output common-mode of the analog frontend of approximately 2 V. If the high-side supply voltage VDD1 is below 4 V, the internal common-mode overvoltage detector turns on and the output functions as described in the *Fail-Safe Output* section, which may lead to an undesired reaction on the system level.



10 Power Supply Recommendations

In a typical frequency inverter application, the high-side power supply (VDD1) for the device is directly derived from the floating power supply of the upper gate driver. For lowest system-level cost, a Zener diode can be used to limit the voltage to 5 V or 3.3 V (for AMC1300B only) \pm 10%. Alternatively, a low-cost low-dropout (LDO) regulator (for example, the LM317-N) may be used to minimize noise on the power supply. TI recommends a low-ESR decoupling capacitor of 0.1 μ F to filter this power-supply path. Place this capacitor (C₂ in Figure 55) as close as possible to the VDD1 pin of the AMC1300 for best performance. If better filtering is required, an additional 2.2- μ F capacitor may be used. The floating ground reference (GND1) is derived from the end of the shunt resistor, which is connected to the negative input (INN) of the device. If a four-pin shunt is used, the device inputs are connected to the inner leads, and GND1 is connected to one of the outer leads of the shunt.

To decouple the low-side power supply on the controller side, use a 0.1-μF capacitor placed as close to the VDD2 pin of the AMC1300 as possible, followed by an additional capacitor from 1 μF to 10 μF.




Figure 55. Zener-Diode-Based, High-Side Power Supply



11 Layout

11.1 Layout Guidelines

Figure 56 shows a layout recommendation with the critical placement of the decoupling capacitors (as close as possible to the AMC1300 supply pins) and placement of the other components required by the device. For best performance, place the shunt resistor close to the INP and INN inputs of the AMC1300 and keep the layout of both connections symmetrical.

11.2 Layout Example




Figure 56. Recommended Layout of the AMC1300



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

- Isolation Glossary
- Dual, 1MSPS, 16-/14-/12-Bit, 4x2 or 2x2 Channel, Simultaneous Sampling Analog-to-Digital Converter
- Semiconductor and IC Package Thermal Metrics
- ISO72x Digital Isolator Magnetic-Field Immunity
- AMC1311x High-Impedance, 2-V Input, Reinforced Isolated Amplifier
- TLV600x Low-Power, Rail-to-Rail In/Out, 1-MHz Operational Amplifier for Cost-Sensitive Systems
- AMC1311EVM Users Guide
- 18-Bit, 1-MSPS Data Acquisition Block (DAQ) Optimized for Lowest Distortion and Noise
- 18-Bit, 1-MSPS Data Acquisition Block (DAQ) Optimized for Lowest Power
- LM117, LM317-N Wide Temperature Three-Pin Adjustable Regulator
- SN6501 Transformer Driver for Isolated Power Supplies
- High-Bandwidth Phase Current and DC-Link Voltage Sensing Reference Design for Three-Phase Inverters
- Three-Phase Inverter Reference Design Using Gate Driver With Built-in Dead Time Insertion
- High Accuracy Analog Front End Using 16-Bit SAR ADC with ±10V Measurement Range Reference Design
- 2kW, 48V to 400V, >93% Efficiency, Isolated Bidirectional DC-DC Converter Reference Design for UPS
- Reference Design for Reinforced Isolation 3-Phase Inverter with Current, Voltage and Temp Protection
- Shunt-Based High Current Measurement (200-A) Reference Design with Reinforced Isolation Amplifier
- High Accuracy ±0.5% Current and Isolated Voltage Measurement Ref Design Using 24-Bit Delta-Sigma ADC
- Shunt-Based 200A Peak Current Measurement Reference Design Using Isolation Amplifier

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





24-.lul-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
AMC1300BDWV	ACTIVE	SOIC	DWV	8	64	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-55 to 125	AMC1300B	Samples
AMC1300BDWVR	ACTIVE	SOIC	DWV	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-55 to 125	AMC1300B	Samples
AMC1300DWV	ACTIVE	SOIC	DWV	8	64	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1300	Samples
AMC1300DWVR	ACTIVE	SOIC	DWV	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1300	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

24-Jul-2018


continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Jun-2018


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC1300BDWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
AMC1300DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1

www.ti.com 15-Jun-2018




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC1300BDWVR	SOIC	DWV	8	1000	350.0	350.0	43.0
AMC1300DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0



SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOIC




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.