

**0.35 Micron CMOS Pad Library
Datasheets
AMI350XXPE 3.3/5.0 Volt
Section 4**

AMI350XXPE 0.35 micron CMOS Pad Library

Input Drive Pieces

Name	Description	Page
IDCIx	Family of inverting, CMOS-level input buffer pieces	4-1
IDCIT	Inverting 5 volt tolerant, CMOS-level input buffer piece.....	4-2
IDCR0	Non-buffered, resistive analog interface input piece with ESD protection	4-3
IDCSx	Family of non-inverting, CMOS-level Schmitt trigger input buffer pieces.....	4-4
IDCST	5 volt tolerant non-inverting, CMOS-level Schmitt trigger input buffer piece	4-5
IDCXx	Family of non-inverting, CMOS-level input buffer pieces.....	4-6
IDCXT	5 volt tolerant non-inverting, CMOS-level input buffer piece with voltage hysteresis	4-7
IDDB6	Mid range LVPECL input pad, capable of up to 215mHz	4-8
IDDNx	Family of lower power VPECL input pad, capable of up to 62mHz	4-11
IDPXx	Family of non-inverting, PCI-level input buffer pieces.....	4-14
IDPXT	5 volt tolerant non-inverting, 33MHz PCI-level input buffer piece	4-15
IDQC0	Non-buffered, resistive crystal oscillator input receiver piece with ESD protection	4-16
IDQC3	Crystal oscillator input receiver pad piece with a non-inverting, CMOS-level input	4-17
IDQCT	5-Volt tolerant crystal oscillator input pad piece with a non-inverting, CMOS-level input	4-19
IDQS3	Crystal oscillator input receiver pad piece	4-21
IDQST	5-Volt tolerant crystal oscillator input receiver pad piece	4-23
IDSS3	Non-inverting, SCSI-level Schmitt trigger input buffer piece with voltage hysteresis.....	4-25
IDVSx	Family of non-inverting, LVTTL-level Schmitt input buffer pieces	4-26
IDVST	5 volt tolerant non-inverting, LVTTL-level Schmitt input buffer piece.....	4-27
IDVXx	Family of non-inverting, LVTTL-level input buffer pieces.....	4-28
IDVXT	5-volt tolerant non-inverting, LVTTL-level input buffer piece	4-29

Pull Pieces

PLD3	Active pull-down buffer piece	4-83
PLDT	5-Volt tolerant active pull-down buffer piece	4-84
PLP3	Programmable pull-up/pull-down buffer piece	4-85
PLPT	Programmable pull-up/pull-down buffer piece for use in 5 volt tolerant applications	4-86
PLU3	Active pull-up buffer piece	4-87
PLUT	5-Volt Family tolerant active pull-up buffer piece	4-88

Pad Selection Guide



AMI350XXPE 0.35 micron CMOS Pad Library

Output Drive Pieces

Name	Description	Page
ODCHXExx	Family of 8 to 24 mA, non-inverting, CMOS-level, tristate output pieces with active low enable outputs	4-30
ODCHXXXxx	Family of 8 to 24 mA, non-inverting, CMOS-level output pieces	4-32
ODCSIPxx	Family of 4 to 16 mA, inverting, CMOS-level output pieces with P-channel open-drains (pull-up) and controlled slew rate outputs	4-34
ODCSTExx	Family of 4 to 12 mA, 5-Volt tolerant, non-inverting, CMOS-level, tristate output pieces with active low enables and controlled slew rate outputs.....	4-36
ODCSXExx	Family of 4 to 24 mA, non-inverting, CMOS-level, tristate output pieces with active low enables and controlled slew rate outputs	4-38
ODCSXXXxx	Family of 4 to 24 mA, non-inverting, CMOS-level, output pieces w/slew rate outputs.....	4-40
ODCXIPxx	Family of 1 to 16 mA, inverting, CMOS-level, output pieces w/P-channel, open-drains (pull-up).....	4-42
ODCXTExx	Family of 1 to 12 mA 5-volt tolerant, non-inverting, CMOS-level, tristate w/active low enables	4-44
ODCXXExx	Family of 1 to 24 mA, non-inverting, CMOS-level, tristate output w/active low enables	4-46
ODCXXXxx	Family of 1 to 24 mA, non-inverting, CMOS-level output pieces	4-49
ODPHTE66	High performance, 33 and 66MHz PCI, non-inverting, tristate w/slew rate output	4-51
ODPHXE66	High performance, 33 and 66MHz PCI, non-inverting, tristate w/ slew rate output	4-52
ODVHTExx	Family of 8 to 12 mA, 5 volt tolerant , high performance, non-inverting, LVTTL-level, tristate output pieces with active low enable outputs.....	4-60
ODVHXExx	Family of 8 to 24 mA, non-inverting. TTL-level, tristate output pieces -active low enable	4-62
ODVHXXXxx	Family of 4 to 24 mA, non-inverting, LVTTL-level, output buffer pieces	4-32
ODVSTExx	Family of 4 to 12 mA, 5 volt tolerant, non-inverting, LVTTL-level, tristate output pieces with active low enables and controlled slew rate outputs.....	4-66
ODVSXExx	Family of 4 to 24 mA, non-inverting, LVTTL-level, tristate output pieces with active low enables and controlled slew rate outputs	4-68
ODVSXNxx	Family of 4 to 24 mA, non-inverting, LVTTL-level, output pieces with N-channel open-drains (pull-down) and controlled slew rate outputs	4-70
ODVSXXXxx	Family of 4 to 24 mA, non-inverting, LVTTL-level, output pieces w/slew rate outputs.....	4-72
ODVXTExx	Family of 1 to 12 mA, 5-volt tolerant, non-inverting, LVTTL-level, tristate output pieces with active low enable	4-74
ODVXXExx	Family of 1 to 24 mA, non-inverting, LVTTL-level, tristate output pieces w/active low enables	4-76
ODVXXNxx	Family of 1 to 24 mA, non-inverting, LVTTL-level, output pieces with N-channel, open-drains (pull-down)	4-79
ODVXXXxx	Family of 1 to 24 mA, non-inverting, LVTTL-level output pieces	4-81



Pad Selection Guide

AMI350XXPE 0.35 micron CMOS Pad Library

Power Pad Cells

Name	Description	Page
PWRPAD	Generic power pad	4-89
GNDPAD	Generic ground pad	4-90

Special Pad Cells

ODQFE01M	Fundamental mode, enabled crystal oscillator output for frequency range of 32 kHz - 1 MHz	4-53
ODQFE20M	Fundamental mode, enabled crystal oscillator output for frequency range of 1 MHz - 20 MHz	4-55
ODQTE60M	Third-overtone mode, enabled crystal oscillator output for frequency range of 20 - 60 MHz	4-57
ODQXXX00	Non-buffered, resistive analog crystal oscillator output pad piece with ESD protection	4-59
SHFTOUT	Mixed voltage single output for level-shifting from a 2.5 V core to a 3.3 V pad.	4-91
SHFTOUTT	Mixed voltage dual output for level-shifting from a 2.5 V core to a 3.3 V pad.....	4-92

DATASHEETS

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDClx is a family of inverting, CMOS-level input buffer pieces.

Logic Symbol	Truth Table								
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="width: 50px; height: 30px;"></td> <td style="width: 50px; height: 30px;"></td> </tr> <tr> <td style="text-align: center;">PADM</td> <td style="text-align: center;">QC</td> </tr> <tr> <td style="text-align: center;">L</td> <td style="text-align: center;">H</td> </tr> <tr> <td style="text-align: center;">H</td> <td style="text-align: center;">L</td> </tr> </table>			PADM	QC	L	H	H	L
PADM	QC								
L	H								
H	L								

HDL Syntax

Verilog IDClx *inst_name* (QC, PADM);

VHDL *inst_name*: IDClx port map (QC, PADM);

Pin Loading

Pin Name	Load	
	IDCI3	IDCI6
PADM (pF)	4.76	4.76

Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
IDCI3	1.0	4.803	11.1
IDCI6	1.0	8.260	17.0

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


	Number of Equivalent Loads		1	10	21	32	42 (max)
	From: PADM	To: QC	t _{PLH}	t _{PHL}			
IDCI3	0.418	0.506	0.590	0.674	0.753		
	0.494	0.567	0.645	0.719	0.784		
IDCI6	Number of Equivalent Loads		1	20	40	60	80 (max)
	From: PADM	To: QC	t _{PLH}	t _{PHL}			
	0.478	0.526	0.601	0.688	0.786		
	0.490	0.606	0.674	0.722	0.759		

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDCIT is an inverting 5 volt tolerant, CMOS-level input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1"> <thead> <tr> <th>PADM</th> <th>QC</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> </tr> </tbody> </table>	PADM	QC	L	H	H	L	<table border="1"> <thead> <tr> <th>Padm</th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>4.76 pF</td> <td></td> </tr> </tbody> </table>	Padm	Load	4.76 pF	
PADM	QC											
L	H											
H	L											
Padm	Load											
4.76 pF												

HDL Syntax

Verilog IDCIT *inst_name* (QC, PADM);

VHDL *inst_name*: IDCIT port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	11.206	nA
EQL_{pd}	27.6	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ C$, $V_{DD} = 3.3V$, Typical Process


From	To	Parameter	Number of Equivalent Loads				
			1	20	40	60	80 (max)
PADM	QC	t_{PLH}	0.582	0.668	0.741	0.817	0.896
		t_{PHL}	0.571	0.667	0.734	0.795	0.853

Note: This special purpose, "resistive input" pad is not intended for use as a general input pad.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDCRO is a non-buffered, resistive analog interface input piece with ESD protection.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="padding: 5px;">PADM</td> <td style="padding: 5px;">QC</td> </tr> <tr> <td style="padding: 5px;">L</td> <td style="padding: 5px;">L</td> </tr> <tr> <td style="padding: 5px;">H</td> <td style="padding: 5px;">H</td> </tr> </table>	PADM	QC	L	L	H	H	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="padding: 5px;">PADM</td> <td style="padding: 5px;">Load</td> </tr> <tr> <td style="padding: 5px;">4.76 pF</td> <td></td> </tr> </table>	PADM	Load	4.76 pF	
PADM	QC											
L	L											
H	H											
PADM	Load											
4.76 pF												

HDL Syntax

Verilog IDCRO *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDCRO port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	0.084	nA
EQL_{pd}	2.6	Eq-load


See page 2-13 for power equation.

Note: This special purpose, "resistive input" pad is not intended for use as a general input pad.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDCSx is a family of non-inverting, CMOS-level Schmitt trigger input buffer pieces with voltage hysteresis.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>PADM</th> <th>QC</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> </tr> </tbody> </table>	PADM	QC	L	H	H	L
PADM	QC						
L	H						
H	L						

HDL Syntax

Verilog IDCSx *inst_name* (QC, PADM);

VHDL *inst_name*: IDCSx port map (QC, PADM);

Pin Loading

Pin Name	Load	
	IDCS3	IDCS6
PADM (pF)	4.76	4.76

Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
IDCS3	1.0	4.564	14.7
IDCS6	1.0	7.156	19.2

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: T_J = 25°C, V_{DD} = 3.3V, Typical Process


	Number of Equivalent Loads		1	10	21	32	42 (max)
	From: PADM	t _{PLH}	0.928	1.030	1.126	1.211	1.282
IDCS3	To: QC	t _{PHL}	0.867	0.923	1.013	1.114	1.213
	Number of Equivalent Loads		1	20	40	60	80 (max)
IDCS6	From: PADM	t _{PLH}	1.235	1.286	1.379	1.500	1.643
	To: QC	t _{PHL}	1.047	1.181	1.302	1.399	1.475

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDCST is a 5 volt tolerant non-inverting, CMOS Schmitt trigger input buffer piece with voltage hysteresis.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>PADM</th> <th>QC</th> </tr> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </table>	PADM	QC	L	L	H	H	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td></td> <td style="text-align: center;">Load</td> </tr> <tr> <td>PADM</td> <td style="text-align: center;">4.76 pF</td> </tr> </table>		Load	PADM	4.76 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.76 pF											

HDL Syntax

Verilog IDCST *inst_name* (QC, PADM);

VHDL *inst_name*: IDCST port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	9.476	nA
EQL_{pd}	23.7	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


From	To	Parameter	Number of Equivalent Loads				
			1	20	40	60	80 (max)
PADM	QC	t_{PLH}	1.546	1.719	1.813	1.845	1.853
		t_{PHL}	1.777	1.892	1.946	1.981	2.007

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDCXx is a family of non-inverting, CMOS-level input buffer pieces.

Logic Symbol	Truth Table						
	<table border="1"><thead><tr><th>PADM</th><th>QC</th></tr></thead><tbody><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></tbody></table>	PADM	QC	L	L	H	H
PADM	QC						
L	L						
H	H						

HDL Syntax

Verilog IDCXx *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDCXx port map (QC, PADM);

Pin Loading

Pin Name	Load	
	IDCX3	IDCX6
PADM (pF)	4.76	4.76

Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
IDCX3	1.0	3.939	9.2
IDCX6	1.0	7.635	15.3

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ C$, $V_{DD} = 3.3V$, Typical Process


	Number of Equivalent Loads		1	10	21	32	42 (max)
	From: PADM	t_{PLH}	0.361	0.506	0.621	0.708	0.774
IDCX3	To: QC	t_{PHL}	0.357	0.472	0.566	0.648	0.717
IDCX6	Number of Equivalent Loads		1	20	40	60	80 (max)
	From: PADM	t_{PLH}	0.370	0.496	0.589	0.662	0.726
	To: QC	t_{PHL}	0.306	0.459	0.539	0.604	0.664

Delay will vary with input conditions. See page 2-15 for interconnect estimates

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDCXT is a 5 volt tolerant non-inverting, CMOS-level input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>PADM</th> <th>QC</th> </tr> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </table>	PADM	QC	L	L	H	H	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td></td> <td style="text-align: center;">Load</td> </tr> <tr> <td>PADM</td> <td style="text-align: center;">4.76 pF</td> </tr> </table>		Load	PADM	4.76 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.76 pF											

HDL Syntax

Verilog IDCXT *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDCXT port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	9.477	nA
EQL_{pd}	24.0	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ C$, $V_{DD} = 3.3V$, Typical Process


From	Delay (ns) To	Parameter	Number of Equivalent Loads				
			1	20	40	60	80 (max)
PADM	QC	t_{PLH} t_{PHL}	0.578 0.514	0.675 0.643	0.758 0.740	0.838 0.815	0.918 0.878

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDDB6 is a 3.3 volt differential input receiver intended for single-ended operation with a user-supplied reference voltage and power-down. The reference voltage is typically supplied by a IDCRO analog input pad and may be shared with multiple IDDB6 channels. The IDCRO requires a separate bond pad site. Operates up to 140 MHz.



Pad Logic

Truth Table				Pin Loading
PD	PADM	VREF	QC	
L	L	L	IL	
L	L	H	L	
L	H	L	H	
L	H	H	IL	
H	X	X	L	

IL = Illegal Condition

	Load
PADM(pF)	4.76
PD(eqI)	2.7
VREF(eqI)	3.9

HDL Syntax

Verilog IDDB6 *inst_name* (QC, PADM, PD, VREF);

VHDL *inst_name*: IDDB6 port map (QC, PADM, PD, VREF);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	10.657	nA
EQL_{pd}	26.2	Eq-load

Specification Summary

- General purpose differential input
- Pad Vcc= 3.3V +/- 5%
- Differential Voltage = 0.1V

AMI350XXPE 0.35 micron CMOS Pad Library

DC CHARACTERISTICS Vdd=3.0V to 3.6V; Temperature=0°C to 100°C;

Characteristic	Symbol				Unit
		Min	Typ	Max	
Power Supply Current (Inputs set to HIGH)	I _{DDH}			1.44	mA
Power Supply Current (Inputs set to VDD/2)	I _{DDM}			1.26	mA
Power Supply Current (Inputs set to LOW)	I _{DDL}			1.18	mA
Input HIGH Current	I _{IH}			1	uA
Input LOW Current	I _{IL}			1	uA

AC CHARACTERISTICS 0.1 Volt Differential , Vdd=3.0V to 3.6V; Temperature=0°C to 100°C;

Characteristic	Symbol				Unit
		Min	Typ	Max	
Maximum Frequency	f _{max}			140	MHz
Propagation Delay to Output Differential	t _{PLH} t _{PHL}				ns
Input-to-Output Skew	t _{SK}			400	ps
Input Voltage Swing (Differential)	V _{PP}	100			mV
Input LOW Voltage Common Mode Range	V _{INLCMR}	0			V
Input HIGH Voltage Common Mode Range	V _{INHCMR}			VDD	V

AC CHARACTERISTICS 1.0 Volt Differential , Vdd=3.0V to 3.6V; Temperature=0°C to 100°C;

Characteristic	Symbol				Unit
		Min	Typ	Max	
Maximum Frequency	f _{max}			215	MHz
Propagation Delay to Output Differential	t _{PLH} t _{PHL}				ns
Input-to-Output Skew	t _{SK}			235	ps
Input Voltage Swing (Differential)	V _{PP}	1000			mV
Input LOW Voltage Common Mode Range	V _{INLCMR}	0			V
Input HIGH Voltage Common Mode Range	V _{INHCMR}			VDD	V


AMI350XXPE 0.35 micron CMOS Pad Library**Propagation Delays (ns)**Conditions: $T_J = 25^\circ\text{C}$, $V_{cc} = 3.3\text{V}$, Typical Process, Differential Voltage=0.35.

Number of Equivalent Loads		1	20	40	60	80 (max)
From: PADM	t_{PLH}	1.433	1.515	1.595	1.672	1.747
To: QC	t_{PHL}	1.457	1.556	1.640	1.726	1.816
From: VREF	t_{PLH}	1.433	1.515	1.595	1.672	1.747
To: QC	t_{PHL}	1.457	1.556	1.640	1.726	1.816
From: PD	t_{PLH}	2.248	2.316	2.338	2.352	2.362
To: QC	t_{PHL}	0.936	0.997	1.075	1.156	1.235

AM1350XXPE 0.35 micron CMOS Pad Library

Description

IDDNx is a 3.3 volt differential input receiver intended for single-ended operation with a user-supplied reference voltage and power-down. The reference voltage is typically supplied by a IDCRO analog input pad and may be shared with multiple IDDNx channels. The IDCRO requires a separate bond pad site. Operates up to 62 MHz.



Truth Table				Pin Loading		
PD	PADM	VREF	QC	Load		
L	L	L	IL	IDDN3	IDDN6	
L	L	H	L	4.76	4.76	
L	H	L	H	3.6	3.6	
L	H	H	IL	3.2	3.2	
H	X	X	L			

IL = Illegal Condition

HDL Syntax

Verilog IDDNx *inst_name* (QC, PADM, PD, VREF);

VHDL..... *inst_name*: IDDNx port map (QC, PADM, PD, VREF);

Specification Summary

- General purpose differential input
- Pad Vcc= 3.3V +/- 5%
- Differential Voltage = 0.1V

Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
IDDN3	1.0	9.065	30.8
IDDN6	1.0	11.577	35.4

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

DC CHARACTERISTICS Vdd=3.0V to 3.6V; Temperature=0°C to 100°C;

Characteristic	Symbol				Unit
		Min	Typ	Max	
Power Supply Current (Inputs set to HIGH)	I _{DDH}			1.86	mA
Power Supply Current (Inputs set to VDD/2)	I _{DDM}			1.30	mA
Power Supply Current (Inputs set to LOW)	I _{DDL}			0.50	mA
Input HIGH Current	I _{IH}			1	uA
Input LOW Current	I _{IL}			1	uA

AC CHARACTERISTICS 0.1 Volt Differential , Vdd=3.0V to 3.6V; Temperature=0°C to 100°C;

Characteristic	Symbol				Unit
		Min	Typ	Max	
Maximum Frequency	f _{max}			62	MHz
Propagation Delay to Output Differential	t _{PLH} t _{PHL}				ns
Input-to-Output Skew	t _{SK}			807	ps
Input Voltage Swing (Differential)	V _{PP}	100			mV
Input LOW Voltage Common Mode Range	V _{INLCMR}	0			V
Input HIGH Voltage Common Mode Range	V _{INHCMR}			VDD	V

AC CHARACTERISTICS 1.0 Volt Differential , Vdd=3.0V to 3.6V; Temperature=0°C to 100°C;

Characteristic	Symbol				Unit
		Min	Typ	Max	
Maximum Frequency	f _{max}			65	MHz
Propagation Delay to Output Differential	t _{PLH} t _{PHL}				ns
Input-to-Output Skew	t _{SK}			769	ps
Input Voltage Swing (Differential)	V _{PP}	1000			mV
Input LOW Voltage Common Mode Range	V _{INLCMR}	0			V
Input HIGH Voltage Common Mode Range	V _{INHCMR}			VDD	V

AMI350XXPE 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	10	21	32	42 (max)
IDDN3	From: PADM	t_{PLH}	0.857	0.936	1.010	1.082	1.147
	To: QC	t_{PHL}	1.072	1.125	1.203	1.288	1.370
	From: VREF	t_{PLH}	0.857	0.936	1.010	1.082	1.147
	To: QC	t_{PHL}	1.072	1.125	1.203	1.288	1.370
IDDN6	From: PD	t_{PLH}	1.607	1.666	1.720	1.767	1.807
	To: QC	t_{PHL}	0.471	0.552	0.633	0.707	0.770
	Number of Equivalent Loads		1	20	40	60	80 (max)
	From: PADM	t_{PLH}	0.874	0.985	1.060	1.114	1.157
	To: QC	t_{PHL}	1.120	1.232	1.305	1.359	1.402
	From: VREF	t_{PLH}	0.874	0.985	1.060	1.114	1.157
	To: QC	t_{PHL}	1.120	1.232	1.305	1.359	1.402
	From: PD	t_{PLH}	1.731	1.814	1.850	1.879	1.905
	To: QC	t_{PHL}	0.539	0.654	0.734	0.800	0.863

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDPXx is a family of non-inverting, PCI-level input buffer pieces. IDPXx is intended to be used in conjunction with the 33MHz PCI ODPSXE33 piece whereas IDPX6 is intended to be used with the 66MHz PCI ODPHXE66 piece.

Logic Symbol	Truth Table						
	<table border="1"> <tr> <td style="text-align: center;">PADM</td> <td style="text-align: center;">QC</td> </tr> <tr> <td style="text-align: center;">L</td> <td style="text-align: center;">L</td> </tr> <tr> <td style="text-align: center;">H</td> <td style="text-align: center;">H</td> </tr> </table>	PADM	QC	L	L	H	H
PADM	QC						
L	L						
H	H						

HDL Syntax

Verilog IDPXx *inst_name* (QC, PADM);

VHDL *inst_name*: IDPXx port map (QC, PADM);

Pin Loading

Pin Name	Load	
	IDPX3	IDPX6
PADM (pF)	4.76	4.76

Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
IDPX3	1.0	3.618	9.7
IDPX6	1.0	7.107	15.9

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: T_J = 25°C, V_{DD} = 3.3V, Typical Process


	Number of Equivalent Loads		1	10	21	32	42 (max)
	From: PADM	t _{PLH}	0.423	0.544	0.640	0.721	0.789
IDPX3	To: QC	t _{PHL}	0.354	0.436	0.524	0.608	0.681
IDPX6	Number of Equivalent Loads		1	20	40	60	80 (max)
	From: PADM	t _{PLH}	0.373	0.459	0.545	0.630	0.714
	To: QC	t _{PHL}	0.372	0.457	0.523	0.590	0.659

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDPXT is a 5 volt tolerant non-inverting, 33MHz PCI-level input buffer piece to be used in conjunction with 33MHz PCI ODPHTE66 piece

Logic Symbol	Truth Table	Pin Loading										
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>PADM</th> <th>QC</th> </tr> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </table>	PADM	QC	L	L	H	H	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td></td> <td style="text-align: center;">Load</td> </tr> <tr> <td>PADM</td> <td style="text-align: center;">4.76 pF</td> </tr> </table>		Load	PADM	4.76 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.76 pF											

HDL Syntax

Verilog IDPXT *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDPXT port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	9.477	nA
EQL_{pd}	25.4	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ C$, $V_{DD} = 3.3V$, Typical Process


From	To	Parameter	Number of Equivalent Loads				
			1	20	40	60	80 (max)
PADM	QC	t_{PLH} t_{PHL}	0.522 0.519	0.642 0.631	0.722 0.703	0.780 0.753	0.825 0.790

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDQC0 is a non-buffered, resistive crystal oscillator input receiver piece with ESD protection.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1"><thead><tr><th>PADM</th><th>QO</th></tr></thead><tbody><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></tbody></table>	PADM	QO	L	L	H	H	<table border="1"><thead><tr><th>Padm</th><th>Load</th></tr></thead><tbody><tr><td>PADM</td><td>4.76 pF</td></tr></tbody></table>	Padm	Load	PADM	4.76 pF
PADM	QO											
L	L											
H	H											
Padm	Load											
PADM	4.76 pF											

HDL Syntax

Verilog IDQC0 *inst_name* (QO, PADM);

VHDL..... *inst_name*: IDQC0 port map (QO, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	0.084	nA
EQL_{pd}	2.5	Eq-load



See page 2-13 for power equation.

Design Notes:

The IDQC0 cell is for backward compatibility with existing oscillator methodologies.

AMI350XXPE 0.35 micron CMOS Pad Library
Description

IDQC3 is a crystal oscillator input receiver pad piece with a non-inverting, CMOS clock input. QO is the output to either the ODQFE20M or the ODQTE60M. PADM is the bond pad from the Xtal-in.

Logic Symbol	The Possible Logic Schematic Combinations													
														
Truth Table <table border="1" data-bbox="298 1008 575 1135"> <tr> <th data-bbox="298 1008 387 1050">PADM</th> <th data-bbox="387 1008 461 1050">QC</th> <th data-bbox="461 1008 575 1050">QO</th> </tr> <tr> <td data-bbox="298 1050 387 1092">L</td> <td data-bbox="387 1050 461 1092">L</td> <td data-bbox="461 1050 575 1092">L</td> </tr> <tr> <td data-bbox="298 1092 387 1135">H</td> <td data-bbox="387 1092 461 1135">H</td> <td data-bbox="461 1092 575 1135">H</td> </tr> </table>	PADM	QC	QO	L	L	L	H	H	H	Pin Loading <table border="1" data-bbox="999 998 1268 1092"> <tr> <th data-bbox="999 998 1088 1040">PADM</th> <th data-bbox="1088 998 1268 1040">Load</th> </tr> <tr> <td data-bbox="999 1040 1088 1092"></td> <td data-bbox="1088 1040 1268 1092">4.76 pF</td> </tr> </table>	PADM	Load		4.76 pF
PADM	QC	QO												
L	L	L												
H	H	H												
PADM	Load													
	4.76 pF													

HDL Syntax

Verilog IDQC3 *inst_name* (QC, QO, PADM);
VHDL..... *inst_name*: IDQC3 port map (QC, QO, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	3.939	nA
$E_{QL_{pd}}$	10.5	Eq-load

See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	10	21	32	42 (max)
PADM	QC	t_{PLH}	0.407	0.524	0.632	0.727	0.808
		t_{PHL}	0.349	0.499	0.597	0.669	0.721
PADM	QO	t_{PLH}	0.000				
		t_{PHL}	0.000				

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Design Notes: The IDQC3 is the input cell of a two cell oscillator circuit. Its function is to connect the QO pin with the QI pin of either the ODQFE20M or the ODQTE60M oscillator output driver pad pieces. The buffered QC pin is for driving the oscillator into the core. Two package pins are required to create a complete oscillator.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDQCT is a 5-volt tolerant crystal oscillator input receiver pad piece with a non-inverting, CMOS clock input. QO is the output to either the ODQFE20M or the ODQTE60M. PADM is the bond pad from the Xtal-in.

Logic Symbol	The Possible Logic Schematic Combinations													
Truth Table <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>PADM</th> <th>QC</th> <th>QO</th> </tr> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> </tr> </table>	PADM	QC	QO	L	L	L	H	H	H	Pin Loading <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>PADM</th> <th>Load</th> </tr> <tr> <td></td> <td>4.76 pF</td> </tr> </table>	PADM	Load		4.76 pF
PADM	QC	QO												
L	L	L												
H	H	H												
PADM	Load													
	4.76 pF													

HDL Syntax

Verilog IDQCT *inst_name* (QC, QO, PADM);
 VHDL..... *inst_name*: IDQCT port map (QC, QO, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	9.558	nA
EQL_{pd}	25.2	Eq-load

See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	10	21	32	42 (max)
PADM	QC	t_{PLH}	0.593	0.645	0.703	0.761	0.814
		t_{PHL}	0.623	0.690	0.733	0.764	0.788
PADM	QO	t_{PLH}	0.000				
		t_{PHL}	0.000				

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Design Notes: The IDQCT is the input cell of a two cell oscillator circuit. Its function is to connect the QO pin with the QI pin of either the ODQFE20M or the ODQTE60M oscillator output driver pad pieces. The buffered QC pin is for driving the oscillator into the core. Two package pins are required to create a complete oscillator

AMI350XXPE 0.35 micron CMOS Pad Library
Description

IDQS3 is a crystal oscillator input receiver pad piece. QC is a non-inverting, CMOS Schmitt trigger clock input buffer. QO is the output to the ODQFE01M. PADM is the bond pad from the Xtal-in.

Logic Symbol	Logic Schematic													
Truth Table	Pin Loading													
<table border="1"> <thead> <tr> <th>PADM</th><th>QC</th><th>QO</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td><td>H</td></tr> </tbody> </table>	PADM	QC	QO	L	L	L	H	H	H	<table border="1"> <thead> <tr> <th>PADM</th><th>Load</th></tr> </thead> <tbody> <tr> <td></td><td>4.76 pF</td></tr> </tbody> </table>	PADM	Load		4.76 pF
PADM	QC	QO												
L	L	L												
H	H	H												
PADM	Load													
	4.76 pF													

HDL Syntax

Verilog IDQS3 *inst_name* (QC, QO, PADM);

VHDL..... *inst_name*: IDQS3 port map (QC, QO, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	4.564	nA
EQL_{pd}	15.8	Eq-load

See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	10	21	32	42 (max)
PADM	QC	t_{PLH}	0.956	1.049	1.141	1.222	1.288
		t_{PHL}	0.865	0.966	1.053	1.126	1.185
PADM	QO	t_{PLH}	0.000				
		t_{PHL}	0.000				

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Design Notes: The IDQS3 is the input cell of a two cell oscillator circuit. Its function is to connect the QO pin with the QI pin of the ODQFE01M oscillator output driver pad piece. The buffered QC pin is for driving the oscillator into the core. Two package pins are required to create a complete oscillator.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDQST is a 5-volt tolerant crystal oscillator input receiver pad piece. QC is a non-inverting, CMOS Schmitt trigger clock input buffer. QO is the output to the ODQFE01M. PADM is the bond pad from the Xtal-in.

Logic Symbol	Logic Schematic													
Truth Table	Pin Loading													
<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;">PADM</th><th style="text-align: center;">QC</th><th style="text-align: center;">QO</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">L</td><td style="text-align: center;">L</td><td style="text-align: center;">L</td></tr> <tr> <td style="text-align: center;">H</td><td style="text-align: center;">H</td><td style="text-align: center;">H</td></tr> </tbody> </table>	PADM	QC	QO	L	L	L	H	H	H	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;">PADM</th><th style="text-align: center;">Load</th></tr> </thead> <tbody> <tr> <td style="text-align: center;"></td><td style="text-align: center;">4.76 pF</td></tr> </tbody> </table>	PADM	Load		4.76 pF
PADM	QC	QO												
L	L	L												
H	H	H												
PADM	Load													
	4.76 pF													

HDL Syntax

Verilog IDQST *inst_name* (QC, QO, PADM);

VHDL..... *inst_name*: IDQST port map (QC, QO, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	9.557	nA
EQL_{pd}	24.8	Eq-load

See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	10	21	32	42 (max)
PADM	QC	t_{PLH}	1.792	1.837	1.850	1.857	1.862
		t_{PHL}	1.818	1.822	1.837	1.868	1.909
PADM	QO	t_{PLH}	0.000				
		t_{PHL}	0.000				

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


Design Notes:

The IDQST is the input cell of a two cell oscillator circuit. Its function is to connect the QO pin with the QI pin of the ODQFE01M oscillator output driver pad piece. The buffered QC pin is for driving the oscillator into the core. Two package pins are required to create a complete oscillator

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDSS3 is a non-inverting, SCSI-level Schmitt trigger input buffer piece with voltage hysteresis.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>PADM</th> <th>QC</th> </tr> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </table>	PADM	QC	L	L	H	H	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th></th> <th>Load</th> </tr> <tr> <td>PADM</td> <td>4.76 pF</td> </tr> </table>		Load	PADM	4.76 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.76 pF											

HDL Syntax

Verilog IDSS3 *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDSS3 port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	4.740	nA
EQL_{pd}	17.4	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ C$, $V_{DD} = 3.3V$, Typical Process


From	To	Parameter	Number of Equivalent Loads				
			1	10	21	32	42 (max)
PADM	QC	t_{PLH} t_{PHL}	1.114 1.377	1.224 1.517	1.320 1.657	1.401 1.773	1.467 1.859

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDVSx is a family of non-inverting, LVTTL-level Schmitt input buffer pieces.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>PADM</th><th>QC</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </tbody> </table>	PADM	QC	L	L	H	H
PADM	QC						
L	L						
H	H						

HDL Syntax

Verilog IDVXx *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDVXx port map (QC, PADM);

Pin Loading

Pin Name	Load	
	IDVS3	IDVS6
PADM (pF)	4.76	4.76

Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
IDVS3	1.0	4.564	14.5
IDVS6	1.0	7.156	19.1

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	10	21	32	42 (max)
	From: PADM	t_{PLH}	0.667	0.777	0.876	0.962	1.035
IDVS3	To: QC	t_{PHL}	0.738	0.848	0.939	1.016	1.080
	Number of Equivalent Loads		1	20	40	60	80 (max)
IDVS6	From: PADM	t_{PLH}	0.778	0.942	1.050	1.126	1.184
	To: QC	t_{PHL}	0.920	1.060	1.152	1.234	1.311

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPE 0.35 micron CMOS Pad Library

3.3 Description

IDVST is 5 volt tolerant non-inverting, LVTTL-level Schmitt input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>PADM</th> <th>QC</th> </tr> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </table>	PADM	QC	L	L	H	H	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th></th> <th>Load</th> </tr> <tr> <td>PADM</td> <td>4.76 pF</td> </tr> </table>		Load	PADM	4.76 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.76 pF											

HDL Syntax

Verilog IDVST inst_IDVST (QC, PADM);
 VHDL..... inst_IDVST : IDVST port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	9.781	nA
EQL_{pd}	26.1	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ C$, $V_{DD} = 3.3V$, Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	20	40	60	80 (max)
PADM	QC	t_{PLH} t_{PHL}	1.099 1.002	1.197 1.081	1.265 1.144	1.324 1.201	1.376 1.253

Delay will vary with input conditions. See page 2-15 for interconnect estimates

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDVXX is family of non-inverting, LVTTL-level input buffer pieces.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>PADM</th><th>QC</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </tbody> </table>	PADM	QC	L	L	H	H
PADM	QC						
L	L						
H	H						

Pin Loading

Pin Name	Load	
	IDVX3	IDVX6
PADM (pF)	4.76	4.76

HDL Syntax

Verilog IDVXX inst_IDVXX (QC, PADM);
 VHDL..... inst_IDVXX : IDVXX port map (QC, PADM);

Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
IDVX3	1.0	3.699	9.2
IDVX6	1.0	7.155	14.8

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ C$, $V_{DD} = 3.3V$, Typical Process


	Number of Equivalent Loads		1	10	21	32	42 (max)
	From: PADM	t_{PLH}	0.362	0.470	0.572	0.662	0.738
IDVX3	To: QC	t_{PHL}	0.388	0.484	0.561	0.623	0.673
	Number of Equivalent Loads		1	10	21	32	42 (max)
IDVX6	From: PADM	t_{PLH}	0.340	0.391	0.447	0.505	0.561
	To: QC	t_{PHL}	0.353	0.401	0.449	0.495	0.536

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

IDVXT is a 5-volt tolerant non-inverting, LVTTL-level input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>PADM</th> <th>QC</th> </tr> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </table>	PADM	QC	L	L	H	H	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th></th> <th>Load</th> </tr> <tr> <td>PADM</td> <td>4.76 pF</td> </tr> </table>		Load	PADM	4.76 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.76 pF											

HDL Syntax

Verilog IDVXT inst_IDVXT (QC, PADM);
 VHDL..... inst_IDVXT : IDVXT port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	9.558	nA
EQL_{pd}	24.4	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ C$, $V_{DD} = 3.3V$, Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	10	21	32	42 (max)
PADM	QC	t_{PLH} t_{PHL}	0.543 0.470	0.610 0.525	0.677 0.570	0.727 0.607	0.769 0.638

Delay will vary with input conditions. See page 2-15 for interconnect estimates

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODCHXExx is a family of 8 to 24 mA, non-inverting, CMOS-level, tristate output buffer pieces with active low enable outputs.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODCHXExx *inst_name* (PADM, A, EN);
VHDL..... *inst_name*: ODCHXExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load			
	ODCHXE08	ODCHXE12	ODCHXE16	ODCHXE24
A (eq-load)	5.7	5.7	5.7	5.7
EN (eq-load)	8.2	8.2	8.2	8.2
PADM (pF)	4.79	4.80	4.82	4.82

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
ODCHXE08	8	129.791	292.5
ODCHXE12	12	129.791	313.9
ODCHXE16	16	129.791	338.2
ODCHXE24	24	129.791	354.6

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCHXE08	From: A	t_{PLH}	0.897	1.884	3.272	6.048	8.856
	To: PADM	t_{PHL}	0.667	1.272	2.120	3.819	5.534
ODCHXE12	From: EN	t_{ZH}	0.841	1.829	3.230	6.016	8.789
	To: PADM	t_{ZL}	0.683	1.270	2.133	3.856	5.542
ODCHXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.751	1.386	2.307	4.126	5.942
ODCHXE24	To: PADM	t_{PHL}	0.578	0.983	1.557	2.686	3.814
	From: EN	t_{ZH}	0.689	1.346	2.260	4.048	5.901
	To: PADM	t_{ZL}	0.615	1.022	1.587	2.713	3.847
ODCHXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.707	1.218	1.932	3.362	4.815
ODCHXE24	To: PADM	t_{PHL}	0.583	0.910	1.331	2.173	3.055
	From: EN	t_{ZH}	0.656	1.160	1.872	3.307	4.754
	To: PADM	t_{ZL}	0.584	0.906	1.350	2.195	3.056
ODCHXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.718	1.213	1.940	3.392	4.808
ODCHXE24	To: PADM	t_{PHL}	0.570	0.804	1.096	1.667	2.244
	From: EN	t_{ZH}	0.662	1.161	1.870	3.306	4.742
	To: PADM	t_{ZL}	0.565	0.808	1.118	1.694	2.256

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell			
			ODCHXE08	ODCHXE12	ODCHXE16	ODCHXE24
EN	PADM	t_{HZ} t_{LZ}	0.317 0.460	0.361 0.493	0.406 0.536	0.406 0.590

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODCHXXxx is a family of 8 to 24 mA, non-inverting, CMOS-level output buffer pieces.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th><th>PADM</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </tbody> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODCHXXxx *inst_name* (PADM, A);

VHDL..... *inst_name*: ODCHXXxx port map (PADM, A);

Pin Loading

Pin Name	Load			
	ODCHXX08	ODCHXX12	ODCHXX16	ODCHXX24
A (eq-load)	19.4	19.4	19.4	19.4

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ODCHXX08	8	109.528	242.7
ODCHXX12	12	109.528	264.1
ODCHXX16	16	109.528	288.4
ODCHXX24	24	109.528	304.7

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.639	1.614	3.005	5.790	8.582
ODCHXX08	To: PADM	t_{PHL}	0.472	1.071	1.920	3.620	5.325
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCHXX12	From: A	t_{PLH}	0.476	1.127	2.049	3.856	5.682
	To: PADM	t_{PHL}	0.405	0.799	1.361	2.487	3.618
ODCHXX16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.446	0.956	1.669	3.095	4.542
ODCHXX24	To: PADM	t_{PHL}	0.401	0.712	1.134	1.979	2.831
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCHXX24	From: A	t_{PLH}	0.502	0.994	1.698	3.127	4.575
	To: PADM	t_{PHL}	0.325	0.561	0.844	1.417	1.977

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODCSIPxx is a family of 4 to 16 mA, inverting, CMOS-level output buffer pieces with P-channel open-drains (pull-up) and controlled slew rate outputs.

Logic Symbol	Truth Table									
<p style="text-align: center;">ODCSIPxx</p> <p style="text-align: center;">A SL d Y PADM</p>	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="width: 20px;"></td> <td style="width: 20px;"></td> <td style="width: 20px;">PADM</td> </tr> <tr> <td style="width: 20px;">L</td> <td style="width: 20px;"></td> <td style="width: 20px;">H</td> </tr> <tr> <td style="width: 20px;">H</td> <td style="width: 20px;"></td> <td style="width: 20px;">Z</td> </tr> </table> <p style="text-align: center;">Z = High Impedance</p>			PADM	L		H	H		Z
		PADM								
L		H								
H		Z								

HDL Syntax

Verilog ODCSIPxx *inst_name* (PADM, A);

VHDL..... *inst_name*: ODCSIPxx port map (PADM, A);

Pin Loading

Pin Name	Load			
	ODCSIP04	ODCSIP08	ODCSIP12	ODCSIP16
A (eq-load)	3.6	5.1	5.1	5.1
PADM (pF)	4.77	4.79	4.80	4.81

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
ODCSIP04	4	98.487	308.8
ODCSIP08	8	99.591	321.6
ODCSIP12	12	99.592	336.3
ODCSIP16	16	99.592	348.2

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{ZH}	2.288	4.325	7.098	12.650	18.146
ODCSIP08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{ZH}	1.871	2.841	4.284	7.136	9.924
ODCSIP12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{ZH}	1.599	2.467	3.491	5.381	7.199
ODCSIP16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{ZH}	1.600	2.358	3.184	4.699	6.186

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell			
			ODCSIP04	ODCSIP08	ODCSIP12	ODCSIP16
A	PADM	t_{HZ}	0.924	0.723	0.561	0.657

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODCSTExx is a family of 4 to 12 mA, 5-volt tolerant, non-inverting, CMOS-level, tristate output buffer pieces with active low enables and controlled slew rate outputs.

Logic Symbol	Truth Table												
<p>The logic symbol shows an inverter with an enable input EN (marked with a circle) and an output PADM. The input A is connected to the inverter's input. The output of the inverter is connected to the PADM pin.</p>	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODCSTExx *inst_name* (PADM, A, EN);
VHDL..... *inst_name*: ODCSTExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load		
	ODCSTE04	ODCSTE08	ODCSTE12
A (eq-load)	2.8	2.8	2.8
EN (eq-load)	8.6	8.6	8.6
PADM (pF)	4.82	4.67	4.82

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
ODCSTE04	4	113.253	462.3
ODCSTE08	8	113.253	477.1
ODCSTE12	12	113.253	499.7

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Capacitive Load (pF)		15	50	100	200	300 (max)
From: A To: PADM	t_{PLH}	3.241	5.247	8.057	13.591	19.058
	t_{PHL}	2.158	3.524	5.040	7.808	10.566
From: EN To: PADM	t_{ZH}	2.933	5.079	7.837	13.344	18.984
	t_{ZL}	1.969	3.381	4.918	7.705	10.448
Capacitive Load (pF)		15	50	100	200	300 (max)
From: A To: PADM	t_{PLH}	2.421	3.546	5.104	8.044	10.748
	t_{PHL}	1.656	2.605	3.676	5.210	6.654
From: EN To: PADM	t_{ZH}	2.248	3.369	4.923	7.859	10.567
	t_{ZL}	1.496	2.471	3.570	5.131	6.575
Capacitive Load (pF)		15	50	100	200	300 (max)
From: A To: PADM	t_{PLH}	1.619	3.205	4.234	6.238	8.103
	t_{PHL}	1.651	2.403	3.232	4.520	5.534
From: EN To: PADM	t_{ZH}	2.099	3.060	4.121	6.028	8.014
	t_{ZL}	1.444	2.243	3.127	4.436	5.464

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell		
			ODCSTE04	ODCSTE08	ODCSTE12
EN	PADM	t_{HZ} t_{LZ}	8.099 0.691	8.842 0.797	9.622 0.897

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODCSXExx is a family of 4 to 24 mA, non-inverting, CMOS-level, tristate output buffer pieces with active low enables and controlled slew rate outputs.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODCSXExx *inst_name* (PADM, A, EN);
VHDL..... *inst_name*: ODCSXExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load				
	ODCSXE04	ODCSXE08	ODCSXE12	ODCSXE16	ODCSXE24
A (eq-load)	2.9	2.9	2.9	2.9	2.9
EN (eq-load)	6.8	6.8	6.8	6.8	6.8
PADM (pF)	4.77	4.79	4.80	4.82	4.82

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ODCSXE04	4	113.228	350.0
ODCSXE08	8	113.228	372.4
ODCSXE12	12	113.228	393.8
ODCSXE16	16	113.228	418.1
ODCSXE24	24	113.228	434.4

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCSXE04	From: A	t_{PLH}	2.667	4.704	7.515	13.085	18.595
	To: PADM	t_{PHL}	2.414	4.128	6.026	9.573	13.103
ODCSXE08	From: EN	t_{ZH}	2.522	4.493	7.293	12.873	18.375
	To: PADM	t_{ZL}	2.512	4.132	5.977	9.438	13.068
ODCSXE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.918	3.230	4.684	7.463	10.315
ODCSXE16	To: PADM	t_{PHL}	1.515	2.845	4.100	5.932	7.741
	From: EN	t_{ZH}	1.998	3.093	4.574	7.432	10.215
	To: PADM	t_{ZL}	1.986	3.031	4.189	5.986	7.787
ODCSXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.705	2.663	3.727	5.627	7.485
ODCSXE12	To: PADM	t_{PHL}	1.391	2.390	3.372	4.846	6.041
	From: EN	t_{ZH}	1.720	2.629	3.678	5.576	7.439
	To: PADM	t_{ZL}	1.834	2.646	3.516	4.895	6.046
ODCSXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.428	2.257	3.104	4.400	5.648
ODCSXE24	To: PADM	t_{PHL}	1.450	2.246	3.117	4.444	5.384
	From: EN	t_{ZH}	1.611	2.301	3.087	4.400	5.545
	To: PADM	t_{ZL}	1.932	2.637	3.386	4.528	5.497
ODCSXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.464	2.221	3.054	4.426	5.615
ODCSXE24	To: PADM	t_{PHL}	1.254	2.053	2.821	3.852	4.704
	From: EN	t_{ZH}	1.599	2.350	3.106	4.337	5.613
	To: PADM	t_{ZL}	1.848	2.498	3.126	4.047	4.770

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell				
			ODCSXE04	ODCSXE08	ODCSXE12	ODCSXE16	ODCSXE24
ENPADM	t_{HZ}	t_{LZ}	0.509 0.457	0.591 0.504	0.677 0.541	0.760 0.592	0.760 0.655

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODCSXXX is a family of 4 to 24 mA, non-inverting, CMOS-level, output buffer pieces with controlled slew rate outputs.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th><th>PADM</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </tbody> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODCSXXX inst_name (PADM, A);

VHDL inst_name: ODCSXXX port map (PADM, A);

Pin Loading

Pin Name	Load				
	ODCSXX04	ODCSXX08	ODCSXX12	ODCSXX16	ODCSXX24
A (eq-load)	4.4	4.4	4.4	4.4	4.4

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
ODCSXX04	4	110.634	341.4
ODCSXX08	8	110.634	363.7
ODCSXX12	12	110.634	385.1
ODCSXX16	16	110.634	409.4
ODCSXX24	24	110.634	425.8

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	2.166	4.411	7.260	12.776	18.337
	To: PADM	t_{PHL}	2.441	3.902	5.770	9.353	12.863
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.711	2.904	4.363	7.206	10.056
	To: PADM	t_{PHL}	1.350	2.676	3.922	5.759	7.584
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.339	2.378	3.422	5.345	7.180
	To: PADM	t_{PHL}	1.183	2.185	3.219	4.688	5.895
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.350	2.196	3.098	4.675	6.147
	To: PADM	t_{PHL}	1.127	2.027	2.969	4.211	5.259
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.290	2.139	3.073	4.665	6.098
	To: PADM	t_{PHL}	1.158	1.868	2.587	3.716	4.527

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODCXIPxx is a family of 1 to 16 mA, inverting, CMOS-level, output buffer pieces with P-channel, open-drains (pull-up).

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th><th>PADM</th></tr> </thead> <tbody> <tr> <td>L</td><td>H</td></tr> <tr> <td>H</td><td>Z</td></tr> </tbody> </table> <p>Z = High Impedance</p>	A	PADM	L	H	H	Z
A	PADM						
L	H						
H	Z						

HDL Syntax

Verilog ODCXIPxx *inst_name* (PADM, A);

VHDL *inst_name*: ODCXIPxx port map (PADM, A);

Pin Loading

Pin Name	Load					
	ODCXIP01	ODCXIP02	ODCXIP04	ODCXIP08	ODCXIP12	ODCXIP16
A (eq-load)	3.1	3.2	3.2	4.5	6.2	6.2
PADM (pF)	4.76	4.77	4.77	4.79	4.80	4.81

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL _{pd} (Eq-load)
ODCXIP01	1	98.487	196.5
ODCXIP02	2	99.591	201.1
ODCXIP04	4	100.696	208.9
ODCXIP08	8	102.904	223.3
ODCXIP12	12	106.217	240.1
ODCXIP16	16	106.217	252.0

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A To: PADM	t_{ZH}	4.283	6.476	8.668	11.969	17.517
ODCXIP02	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A To: PADM	t_{ZH}	2.188	6.147	8.875	11.597	17.117
ODCXIP04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{ZH}	1.276	3.231	5.985	11.447	16.998
ODCXIP08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{ZH}	0.741	1.744	3.154	5.928	8.729
ODCXIP12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{ZH}	0.581	1.223	2.121	3.930	5.769
ODCXIP16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{ZH}	0.513	1.037	1.765	3.196	4.646

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell					
			ODCXIP01	ODCXIP02	ODCXIP04	ODCXIP08	ODCXIP12	ODCXIP16
A	PADM	t_{HZ}	0.455	0.378	0.405	0.425	0.417	0.496

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODCXTExx is a family of 1 to 12 mA 5-volt tolerant, non-inverting, CMOS-level, tristate output buffer pieces with active low enables.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th><th>A</th><th>PADM</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td></tr> <tr> <td>L</td><td>H</td><td>H</td></tr> <tr> <td>H</td><td>X</td><td>Z</td></tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODCXTExx *inst_name* (PADM, A, EN);
 VHDL..... *inst_name*: ODCXTExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load				
	ODCXTE01	ODCXTE02	ODCXTE04	ODCXTE08	ODCXTE12
A (eq-load)	2.8	2.8	2.8	2.8	2.8
EN (eq-load)	8.6	8.6	8.6	8.6	8.6
PADM (pF)	4.82	4.82	4.82	4.82	4.82

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	E_{QLpd} (Eq-load)
ODCXTE01	1	116.564	350.0
ODCXTE02	2	116.564	355.4
ODCXTE04	4	116.564	364.5
ODCXTE08	8	116.564	384.0
ODCXTE12	12	116.564	401.9

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

		Capacitive Load (pF)	15	25	35	50	75 (max)
ODCXTE01	From: A To: PADM	t_{PLH} t_{PHL}	5.214 2.669	7.389 3.757	9.569 4.849	12.860 6.505	18.399 9.310
	From: EN To: PADM	t_{ZH} t_{ZL}	4.980 2.587	7.211 3.691	9.434 4.787	12.748 6.437	18.223 9.230
	Capacitive Load (pF)		15	50	75	100	150 (max)
ODCXTE02	From: A To: PADM	t_{PLH} t_{PHL}	2.845 1.512	6.689 3.427	9.431 4.793	12.175 6.159	17.671 8.890
	From: EN To: PADM	t_{ZH} t_{ZL}	2.733 1.560	6.563 3.384	9.297 4.767	12.040 6.146	17.552 8.851
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCXTE04	From: A To: PADM	t_{PLH} t_{PHL}	1.743 1.007	3.652 1.969	6.352 3.310	11.935 6.006	17.362 8.751
	From: EN To: PADM	t_{ZH} t_{ZL}	1.557 0.969	3.492 1.928	6.276 3.270	11.797 5.967	17.263 8.710
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCXTE08	From: A To: PADM	t_{PLH} t_{PHL}	1.191 0.789	2.206 1.271	3.606 1.942	6.345 3.284	9.195 4.642
	From: EN To: PADM	t_{ZH} t_{ZL}	1.055 0.746	2.043 1.223	3.453 1.913	6.232 3.274	9.030 4.602
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCXTE12	From: A To: PADM	t_{PLH} t_{PHL}	1.040 0.784	1.732 1.118	2.716 1.597	4.553 2.534	6.491 3.453
	From: EN To: PADM	t_{ZH} t_{ZL}	0.941 0.715	1.612 1.071	2.573 1.556	4.458 2.491	6.346 3.401

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell				
			ODCXTE01	ODCXTE02	ODCXTE04	ODCXTE08	ODCXTE12
EN	PADM	t_{HZ} t_{LZ}	0.646 0.409	0.762 0.437	0.983 0.494	1.606 0.597	2.339 0.692

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODCXXExx is a family of 1 to 24 mA, non-inverting, CMOS-level, tristate output buffer pieces with active low enables.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODCXXExx *inst_name* (PADM, A, EN);
 VHDL..... *inst_name*: ODCXXExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load						
	ODCXXE01	ODCXXE02	ODCXXE04	ODCXXE08	ODCXXE12	ODCXXE16	ODCXXE24
A (eq-load)	7.1	9.9	9.9	2.8	5.7	5.7	5.7
EN (eq-load)	5.1	6.6	6.6	6.3	8.2	8.2	8.2
PADM (pF)	4.76	4.77	4.77	4.79	4.80	4.82	4.82

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EOL_{pd} (Eq-load)
ODCXXE01	1	100.887	203.6
ODCXXE02	2	104.393	214.4
ODCXXE04	4	104.393	225.6
ODCXXE08	8	118.748	280.1
ODCXXE12	12	129.791	313.9
ODCXXE16	16	129.791	338.1
ODCXXE24	24	129.791	354.5

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Capacitive Load (pF)		15	25	35	50	75 (max)
ODCXXE01	From: A	t_{PLH}	4.226	6.443	8.678	12.019	17.477
	To: PADM	t_{PHL}	2.899	4.289	5.677	7.763	11.257
ODCXXE02	From: EN	t_{ZH}	4.379	6.592	8.799	12.104	17.624
	To: PADM	t_{ZL}	2.949	4.323	5.690	7.762	11.297
ODCXXE04	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A	t_{PLH}	2.096	6.022	8.757	11.478	16.995
ODCXXE08	To: PADM	t_{PHL}	1.551	3.994	5.736	7.477	10.959
	From: EN	t_{ZH}	2.300	6.128	8.869	11.614	17.115
	To: PADM	t_{ZL}	1.561	3.991	5.746	7.497	10.957
ODCXXE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.238	3.174	5.924	11.430	16.936
ODCXXE16	To: PADM	t_{PHL}	0.998	2.233	3.981	7.469	10.962
	From: EN	t_{ZH}	1.333	3.245	6.005	11.531	17.015
	To: PADM	t_{ZL}	1.084	2.285	4.006	7.485	10.994
ODCXXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.762	1.399	2.318	4.145	5.946
	To: PADM	t_{PHL}	0.595	1.001	1.573	2.706	3.829
ODCXXE24	From: EN	t_{ZH}	0.682	1.334	2.259	4.081	5.881
	To: PADM	t_{ZL}	0.613	1.020	1.593	2.726	3.850
ODCXXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.720	1.231	1.942	3.372	4.828
	To: PADM	t_{PHL}	0.599	0.908	1.338	2.195	3.045
ODCXXE24	From: EN	t_{ZH}	0.676	1.172	1.873	3.324	4.752
	To: PADM	t_{ZL}	0.627	0.957	1.370	2.220	3.082

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPE 0.35 micron CMOS Pad Library

Tristate Timing


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell						
			ODCXXE01	ODCXXE02	ODCXXE04	ODCXXE08	ODCXXE12	ODCXXE16	ODCXXE24
EN	PADM	t_{HZ} t_{LZ}	0.617 0.231	0.498 0.192	0.625 0.257	0.399 0.472	0.380 0.506	0.429 0.555	0.429 0.618

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODCXXXxx is a family of 1 to 24 mA, non-inverting, CMOS-level output buffer pieces.

Logic Symbol	Truth Table						
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="padding: 2px;">A</td> <td style="padding: 2px;">PADM</td> </tr> <tr> <td style="padding: 2px;">L</td> <td style="padding: 2px;">L</td> </tr> <tr> <td style="padding: 2px;">H</td> <td style="padding: 2px;">H</td> </tr> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODCXXXxx *inst_name* (PADM, A);

VHDL..... *inst_name*: ODCXXXxx port map (PADM, A);

Pin Loading

Pin Name	Load						
	ODCXXX01	ODCXXX02	ODCXXX04	ODCXXX08	ODCXXX12	ODCXXX16	ODCXXX24
A (eq-load)	5.2	5.2	8.0	10.7	10.7	10.7	10.7

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
ODCXXX01	1	98.486	197.1
ODCXXX02	2	98.486	202.8
ODCXXX04	4	100.694	214.2
ODCXXX08	8	102.903	238.2
ODCXXX12	12	102.903	259.6
ODCXXX16	16	102.903	283.9
ODCXXX24	24	102.903	300.2

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


	Capacitive Load (pF)		15	25	35	50	75 (max)
ODCXXX01	From: A	t_{PLH}	4.212	6.413	8.619	11.932	17.444
	To: PADM	t_{PHL}	2.789	4.181	5.572	7.660	11.145
ODCXXX02	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A	t_{PLH}	2.188	6.042	8.801	11.549	17.010
ODCXXX04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.218	3.099	5.834	11.375	16.832
ODCXXX08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.706	1.679	3.076	5.856	8.651
ODCXXX12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.599	1.221	2.124	3.940	5.756
ODCXXX16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.599	1.057	1.766	3.202	4.637
ODCXXX24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.601	1.092	1.802	3.231	4.664
	To: PADM	t_{PHL}	0.532	0.787	1.101	1.682	2.236

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODPHT66 is a 3.3v drive ONLY, (33/66) MHz PSEUDO PCI compliant, 5V-Tolerant, non-inverting, tri-state buffer pad piece with controlled slew rate output. There is no high clamp diode (I_{ch}) in this cell.

Logic Symbol	Truth Table	Pin Loading																				
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z	<table border="1"> <thead> <tr> <th></th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>6.5 eql</td> </tr> <tr> <td>EN</td> <td>9.1 eql</td> </tr> <tr> <td>PADM</td> <td>4.82 pF</td> </tr> </tbody> </table>		Load	A	6.5 eql	EN	9.1 eql	PADM	4.82 pF
EN	A	PADM																				
L	L	L																				
L	H	H																				
H	X	Z																				
	Load																					
A	6.5 eql																					
EN	9.1 eql																					
PADM	4.82 pF																					

HDL Syntax

Verilog ODPHT66 *inst_name* (PADM, A, EN);
 VHDL..... *inst_name*: ODPHT66 port map (PADM, A, EN);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	107.345	nA
EQL_{pd}	347.3	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ C$, $V_{DD} = 3.3V$, Typical Process

From	To	Parameter	Capacitive Load (pF)				
			15	50	100	200	300 (max)
A	PADM	t_{PLH}	1.334	2.258	3.426	5.695	8.064
		t_{PHL}	1.390	2.331	3.581	5.926	8.301
EN	PADM	t_{HZ}	2.434				
		t_{LZ}	0.435				
		t_{ZH}	1.503	2.261	3.415	5.742	8.051
		t_{ZL}	1.395	2.326	3.569	5.916	8.294

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

ODPHXE66



AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODPHXE66 is a 3.3v drive ONLY, NON-5V tolerant, (33/66) MHz, PCI compliant, non-inverting, tri-state buffer piece with controlled slew rate output.

Logic Symbol	Truth Table	Pin Loading																				
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z	<table border="1"> <thead> <tr> <th></th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>9.6 eql</td> </tr> <tr> <td>EN</td> <td>9.8 eql</td> </tr> <tr> <td>PADM</td> <td>4.79 pF</td> </tr> </tbody> </table>		Load	A	9.6 eql	EN	9.8 eql	PADM	4.79 pF
EN	A	PADM																				
L	L	L																				
L	H	H																				
H	X	Z																				
	Load																					
A	9.6 eql																					
EN	9.8 eql																					
PADM	4.79 pF																					

HDL Syntax

Verilog ODPHXE66 *inst_name* (PADM, A, EN);
 VHDL..... *inst_name*: ODPHXE66 port map (PADM, A, EN);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	106.218	nA
EQL_{pd}	361.0	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ C$, $V_{DD} = 3.3V$, Typical Process



From	To	Parameter	Capacitive Load (pF)				
			15	50	100	200	300 (max)
A	PADM	t_{PLH}	0.933	1.868	3.081	5.322	7.540
		t_{PHL}	1.116	1.849	2.777	4.457	6.001
EN	PADM	t_{HZ}	1.701				
		t_{LZ}	0.904				
		t_{ZH}	1.083	1.977	3.151	5.386	7.564
		t_{ZL}	1.307	2.040	2.925	4.577	6.043

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODQFE01M is a fundamental mode, enabled crystal oscillator, output driver pad piece that runs over a frequency range of 32 kHz - 1 MHz. QI is the input from IDQC3. E is the oscillator high input enable. PADM is the bond pad to Xtal-out.

Logic Symbol	Logic Schematic																		
																			
Truth Table	Pin Loading																		
<table border="1"> <thead> <tr> <th>PADM</th><th>E</th><th>QI</th></tr> </thead> <tbody> <tr> <td>L</td><td>H</td><td>H</td></tr> <tr> <td>H</td><td>H</td><td>L</td></tr> <tr> <td>H</td><td>L</td><td>X</td></tr> </tbody> </table>	PADM	E	QI	L	H	H	H	H	L	H	L	X	<table border="1"> <thead> <tr> <th></th><th>Load</th></tr> </thead> <tbody> <tr> <td>E</td><td>5.0 eql</td></tr> <tr> <td>QI</td><td>3.7 eql</td></tr> </tbody> </table>		Load	E	5.0 eql	QI	3.7 eql
PADM	E	QI																	
L	H	H																	
H	H	L																	
H	L	X																	
	Load																		
E	5.0 eql																		
QI	3.7 eql																		

HDL Syntax

Verilog ODQFE01M *inst_name* (PADM, E, QI);
 VHDL *inst_name*: ODQFE01M port map (PADM, E, QI);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	98.486	nA
EQL_{pd}	201.1	Eq-load

See page 2-13 for power equation.

ODQFE01M



AMI350XXPE 0.35 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Capacitive Load (pF)				
				15	25	35	50	75 (max)
E		PADM	t_{PLH}	4.399	6.542	8.777	12.129	17.582
			t_{PHL}	3.268	4.660	6.053	8.143	11.625
QI		PADM	t_{PLH}	4.539	6.708	8.881	12.176	17.764
			t_{PHL}	3.244	4.602	5.984	8.089	11.655

Delay will vary with input conditions. See page 2-15 for interconnect estimates.



Design Notes:

The ODQFE01M is the output cell of a two cell oscillator circuit. The QI pin is to be connected to the QO pin of the IDQS3 oscillator input receiver piece. Two package pins are required to create a complete oscillator.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODQFE20M is a fundamental mode, enabled crystal oscillator, output buffer pad piece that runs over a frequency range of 1 MHz - 20 MHz. QI is the input from IDQC3. E is the oscillator high input enable. PADM is the bond pad to the Xtal-out.

Logic Symbol	Logic Schematic																		
																			
Truth Table	Pin Loading																		
<table border="1"> <thead> <tr> <th>PADM</th><th>E</th><th>QI</th></tr> </thead> <tbody> <tr> <td>H</td><td>L</td><td>X</td></tr> <tr> <td>H</td><td>H</td><td>L</td></tr> <tr> <td>L</td><td>H</td><td>H</td></tr> </tbody> </table>	PADM	E	QI	H	L	X	H	H	L	L	H	H	<table border="1"> <thead> <tr> <th colspan="2">Load</th></tr> </thead> <tbody> <tr> <td>E</td><td>8.1 eql</td></tr> <tr> <td>QI</td><td>6.5 eql</td></tr> </tbody> </table>	Load		E	8.1 eql	QI	6.5 eql
PADM	E	QI																	
H	L	X																	
H	H	L																	
L	H	H																	
Load																			
E	8.1 eql																		
QI	6.5 eql																		

HDL Syntax

Verilog ODQFE20M *inst_name* (PADM, E, QI);
 VHDL..... *inst_name*: ODQFE20M port map (PADM, E, QI);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	98.672	nA
EQL_{pd}	216.4	Eq-load

See page 2-13 for power equation.

ODQFE20M



AMI350XXPE 0.35 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Capacitive Load (pF)				
			15	50	75	100	150 (max)
E	PADM	t_{PLH}	2.661	6.481	9.206	11.945	17.471
		t_{PHL}	1.459	3.894	5.634	7.375	10.862
QI	PADM	t_{PLH}	2.141	5.982	8.718	11.455	16.942
		t_{PHL}	1.460	3.942	5.670	7.398	10.876

Delay will vary with input conditions. See page 2-15 for interconnect estimates.



Design Notes:

The ODQFE20M is the output cell of a two cell oscillator circuit. The QI pin is to be connected to the QO pin of the IDQC3 oscillator input receiver piece. Two package pins are required to create a complete oscillator.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODQTE60M is an third-overtone mode, enabled crystal oscillator, output driver pad piece that runs over a frequency range of 20 - 60 MHz. QI is the input from the IDQC3. E is the oscillator high input enable. PADM is the bond pad to Xtal-out.

Logic Symbol	Logic Schematic																		
																			
Truth Table	Pin Loading																		
<table border="1"> <thead> <tr> <th>PADM</th><th>E</th><th>QI</th></tr> </thead> <tbody> <tr> <td>H</td><td>L</td><td>X</td></tr> <tr> <td>H</td><td>H</td><td>L</td></tr> <tr> <td>L</td><td>H</td><td>H</td></tr> </tbody> </table>	PADM	E	QI	H	L	X	H	H	L	L	H	H	<table border="1"> <thead> <tr> <th></th><th>Load</th></tr> </thead> <tbody> <tr> <td>E</td><td>8.1 eql</td></tr> <tr> <td>QI</td><td>6.5 eql</td></tr> </tbody> </table>		Load	E	8.1 eql	QI	6.5 eql
PADM	E	QI																	
H	L	X																	
H	H	L																	
L	H	H																	
	Load																		
E	8.1 eql																		
QI	6.5 eql																		

HDL Syntax

Verilog ODQTE60M *inst_name* (PADM, E, QI);
 VHDL..... *inst_name*: ODQTE60M port map (PADM, E, QI);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	98.672	nA
EQL_{pd}	227.6	Eq-load

See page 2-13 for power equation.

ODQTE60M



AMI350XXPE 0.35 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Capacitive Load (pF)				
			15	50	100	200	300 (max)
E	PADM	t_{PLH}	1.753	3.662	6.403	11.915	17.413
		t_{PHL}	0.850	2.067	3.817	7.291	10.784
QI	PADM	t_{PLH}	1.150	3.082	5.835	11.365	16.869
		t_{PHL}	0.929	2.156	3.871	7.361	10.845


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Design Notes:

The ODQTE60M is the output cell of a two cell oscillator circuit. The QI pin is to be connected to the QO pin of the IDQC3 oscillator input receiver piece. Two package pins are required to create a complete oscillator.

AMI350XXPE 0.35 micron CMOS Pad Library
Description

ODQXXX00 is a non-buffered, resistive analog crystal oscillator output pad piece with ESD protection.

Logic Symbol	Truth Table	Pin Loading										
<p style="text-align: center;">ODQXXX00</p> 	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>A</td><td>PADM</td></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	A	PADM	L	L	H	H	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>A</td><td>Load</td></tr> <tr> <td></td><td>2.9 eql</td></tr> </table>	A	Load		2.9 eql
A	PADM											
L	L											
H	H											
A	Load											
	2.9 eql											

HDL Syntax

Verilog ODQXXX00 *inst_name* (PADM, A);

VHDL..... *inst_name*: ODQXXX00 port map (PADM, A);

Power Characteristics


Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	96.267	nA
EQL_{pd}	186.0	Eq-load

See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODVHTExx is a family of 8 to 12 mA, 5 volt tolerant, high performance, non-inverting, LVTTL-level, tristate output buffer pieces with active low enable outputs.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODVHTExx *inst_name* (PADM, A, EN);
 VHDL..... *inst_name*: ODVHTExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load	
	ODVHTE08	ODVHTE12
A (eq-load)	2.8	2.8
EN (eq-load)	8.6	8.6
PADM (pF)	4.82	4.82

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
ODVHTE08	8	116.564	384.0
ODVHTE12	12	116.564	401.9

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library
3.33.3 Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

		Capacitive Load (pF)		15	50	100	200	300 (max)
ODVHTE08	From: A	t_{PLH}	1.097	1.932	3.085	5.367	7.718	
	To: PADM	t_{PHL}	0.864	1.432	2.236	3.849	5.473	
ODVHTE12	From: EN	t_{ZH}	0.966	1.792	2.955	5.248	7.581	
	To: PADM	t_{ZL}	0.825	1.396	2.197	3.792	5.395	
	Capacitive Load (pF)		15	50	100	200	300 (max)	
ODVHTE12	From: A	t_{PLH}	1.150	1.552	2.304	3.910	5.428	
	To: PADM	t_{PHL}	0.817	1.221	1.790	2.898	4.017	
ODVHTE12	From: EN	t_{ZH}	0.852	1.423	2.218	3.768	5.340	
	To: PADM	t_{ZL}	0.749	1.150	1.727	2.853	3.957	

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell	
			ODVHTE08	ODVHTE12
EN	PADM	t_{HZ} t_{LZ}	1.548 0.579	2.246 0.665

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODVHXXExx is a family of 8 to 24 mA, non-inverting. TTL-level, tristate output buffer pieces with active low enable outputs.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODVHXXExx *inst_name* (PADM, A, EN);
 VHDL *inst_name*: ODVHXXExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load			
	ODVHXEODVHTE12	ODVHXE12	ODVHXE16	ODVHXE24
A (eq-load)	5.7	5.7	5.7	5.7
EN (eq-load)	8.2	8.2	8.2	8.2
PADM (pF)	4.79	4.80	4.82	4.82

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
ODVHXE08	8	129.791	292.5
ODVHXE12	12	129.791	313.9
ODVHXE16	16	129.791	338.2
ODVHXE24	24	129.791	354.6

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODVHXE08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.821	1.622	2.789	5.114	7.401
	To: PADM	t_{PHL}	0.721	1.429	2.459	4.519	6.547
ODVHXE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.724	1.252	1.998	3.515	5.024
	To: PADM	t_{PHL}	0.656	1.137	1.804	3.146	4.514
ODVHXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.662	1.089	1.679	2.853	4.055
	To: PADM	t_{PHL}	0.601	0.979	1.505	2.527	3.550
ODVHXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.650	1.068	1.663	2.848	4.037
	To: PADM	t_{PHL}	0.592	0.858	1.209	1.907	2.574
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: EN	t_{ZH}	0.594	1.012	1.608	2.798	3.982
	To: PADM	t_{ZL}	0.678	1.007	1.515	2.557	3.556

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell			
			ODVHXE08	ODVHXE12	ODVHXE16	ODVHXE24
EN	PADM	t_{HZ} t_{LZ}	0.317 0.460	0.361 0.493	0.406 0.536	0.406 0.590

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODVHXXxx is a family of 4 to 24 mA, non-inverting, LVTTL-level, output buffer pieces.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th><th>PADM</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </tbody> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODVHXXxx *inst_name* (PADM, A);

VHDL..... *inst_name*: ODVHXXxx port map (PADM, A);

Pin Loading

Pin Name	Load				
	ODVHXX08	ODVHXX12	ODVHXX16	ODVHXX24	
A (eq-load)	19.4	19.4	19.4	19.4	19.4

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ODVHXX08	8	109.528	242.7
ODVHXX12	12	109.528	264.1
ODVHXX16	16	109.528	288.4
ODVHXX24	24	109.528	304.7

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.542	1.359	2.520	4.823	7.142
	To: PADM	t_{PLH}	0.521	1.237	2.261	4.306	6.356
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.420	0.955	1.720	3.225	4.741
	To: PADM	t_{PLH}	0.446	0.926	1.596	2.940	4.301
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.397	0.817	1.412	2.595	3.777
	To: PADM	t_{PLH}	0.454	0.816	1.317	2.340	3.352
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.420	0.836	1.429	2.610	3.789
	To: PADM	t_{PLH}	0.377	0.635	0.976	1.650	2.331

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODVSTExx is a family of 4 to 12 mA, 5 volt tolerant, non-inverting, LVTTL-level, tristate output buffer pieces with active low enables and controlled slew rate outputs.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th><th>A</th><th>PADM</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td></tr> <tr> <td>L</td><td>H</td><td>H</td></tr> <tr> <td>H</td><td>X</td><td>Z</td></tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODVSTExx *inst_name* (PADM, A, EN);
 VHDL..... *inst_name*: ODVSTExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load		
	ODVSTE04	ODVSTE08	ODVSTE12
A (eq-load)	2.8	2.8	2.8
EN (eq-load)	8.6	8.6	8.6
PADM (pF)	4.67	4.67	4.82

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
ODVSTE04	4	113.253	457.6
ODVSTE08	8	113.253	477.1
ODVSTE12	12	113.253	499.7

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

		Capacitive Load (pF)	15	50	100	200	300 (max)
ODVSTE04	From: A To: PADM	t_{PLH} t_{PHL}	2.475 2.129	4.177 3.584	6.566 5.367	11.198 8.747	15.634 12.085
	From: EN To: PADM	t_{ZH} t_{ZL}	2.314 1.830	4.014 3.418	6.400 5.265	11.029 8.669	15.464 11.956
ODVSTE08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	1.863 1.599	2.988 2.651	4.269 3.723	6.480 5.525	8.845 7.190
	From: EN To: PADM	t_{ZH} t_{ZL}	1.741 1.442	2.802 2.519	4.125 3.612	6.395 5.442	8.709 7.148
ODVSTE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	2.081 1.770	2.948 2.616	3.915 3.516	5.505 4.935	7.152 6.115
	From: EN To: PADM	t_{ZH} t_{ZL}	2.047 1.588	2.782 2.475	3.701 3.462	5.368 4.904	6.916 6.095

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell		
			ODVSTE04	ODVSTE08	ODVSTE12
EN	PADM	t_{HZ} t_{LZ}	0.616 0.603	0.715 0.703	9.622 0.897

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODVSXExx is a family of 4 to 24 mA, non-inverting, LVTTL-level, tristate output buffer pieces with active low enables and controlled slew rate outputs.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th><th>A</th><th>PADM</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td></tr> <tr> <td>L</td><td>H</td><td>H</td></tr> <tr> <td>H</td><td>X</td><td>Z</td></tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODVSXExx *inst_name* (PADM, A, EN);
VHDL..... *inst_name*: ODVSXExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load				
	ODVSXE04	ODVSXE08	ODVSXE12	ODVSXE16	ODVSXE24
A (eq-load)	2.9	2.9	2.9	2.9	2.9
EN (eq-load)	6.8	6.8	6.8	6.8	6.8
PADM (pF)	4.77	4.79	4.80	4.82	4.82

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ODVSXE04	4	113.228	350.0
ODVSXE08	8	113.228	372.4
ODVSXE12	12	113.228	393.8
ODVSXE16	16	113.228	418.1
ODVSXE24	24	113.228	434.4

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Capacitive Load (pF)		15	50	100	200	300 (max)
ODVSXE04	From: A	t_{PLH}	2.310	4.106	6.510	11.181	15.667
	To: PADM	t_{PHL}	2.581	4.484	6.746	11.007	15.189
ODVSXE08	From: EN	t_{ZH}	2.168	3.948	6.293	10.909	15.505
	To: PADM	t_{ZL}	2.732	4.485	6.702	10.948	15.169
ODVSXE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.741	2.833	4.119	6.503	8.811
ODVSXE16	To: PADM	t_{PHL}	1.831	3.159	4.451	6.649	8.762
	From: EN	t_{ZH}	1.814	2.814	4.031	6.397	8.728
	To: PADM	t_{ZL}	2.230	3.297	4.527	6.733	8.776
ODVSXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.767	2.415	3.357	4.969	6.520
ODVSXE24	To: PADM	t_{PHL}	1.592	2.671	3.721	5.375	6.746
	From: EN	t_{ZH}	1.614	2.398	3.320	4.930	6.388
	To: PADM	t_{ZL}	2.102	2.958	3.846	5.388	6.834
ODVSXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.474	2.245	3.068	4.421	5.600
ODVSXE16	To: PADM	t_{PHL}	1.558	2.530	3.458	4.845	5.967
	From: EN	t_{ZH}	1.632	2.301	3.057	4.370	5.536
	To: PADM	t_{ZL}	2.276	2.861	3.604	4.918	6.033
ODVSXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.508	2.251	3.065	4.404	5.613
ODVSXE24	To: PADM	t_{PHL}	1.326	2.263	3.122	4.261	5.079
	From: EN	t_{ZH}	1.678	2.350	3.083	4.375	5.585
	To: PADM	t_{ZL}	1.942	2.620	3.309	4.330	5.116

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell				
			ODVSXE04	ODVSXE08	ODVSXE12	ODVSXE16	ODVSXE24
EN	PADM	t_{HZ} t_{LZ}	0.509 0.459	0.592 0.501	0.679 0.539	0.760 0.592	0.760 0.655

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODVSXNxx is a family of 4 to 24 mA, non-inverting, LVTTL-level, output buffer pieces with N-channel open-drains (pull-down) and controlled slew rate outputs.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>Z</td> </tr> </tbody> </table> <p>Z = High Impedance</p>	A	PADM	L	L	H	Z
A	PADM						
L	L						
H	Z						

HDL Syntax

Verilog ODVSXNxx *inst_name* (PADM, A);

VHDL..... *inst_name*: ODVSXNxx port map (PADM, A);

Pin Loading

Pin Name	Load				
	ODVSXN04	ODVSXN08	ODVSXN12	ODVSXN16	ODVSXN24
A (eq-load)	6.6	6.6	6.6	6.6	6.6
PADM (pF)	4.76	4.76	4.76	4.76	4.76

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
ODVSXN04	4	102.903	302.9
ODVSXN08	8	102.903	313.2
ODVSXN12	12	102.903	322.4
ODVSXN16	16	102.903	334.8
ODVSXN24	24	102.903	351.1

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODVSXN04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{ZL}	2.691	4.322	6.485	10.726	14.930
ODVSXN08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{ZL}	2.143	3.130	4.341	6.551	8.559
ODVSXN12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{ZL}	2.064	2.860	3.708	5.227	6.669
ODVSXN16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{ZL}	1.941	2.676	3.464	4.734	5.823
ODVSXN24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{ZL}	1.840	2.563	3.220	4.200	5.056

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell				
			ODVSXN04	ODVSXN08	ODVSXN12	ODVSXN16	ODVSXN24
A	PADM	t_{HZ}	0.176	0.221	0.268	0.325	0.395

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODVSXXxx is a family of 4 to 24 mA, non-inverting, LVTTL-level, output buffer pieces with controlled slew rate outputs.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th><th>PADM</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </tbody> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog..... ODVSXXxx *inst_name* (PADM, A);

VHDL..... *inst_name*: ODVSXXxx port map (PADM, A);

Pin Loading

Pin Name	Load				
	ODVSXX04	ODVSXX08	ODVSXX12	ODVSXX16	ODVSXX24
A (eq-load)	4.4	4.4	4.4	4.4	4.4

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ODVSXX04	4	110.634	341.4
ODVSXX08	8	110.634	363.7
ODVSXX12	12	110.634	385.1
ODVSXX16	16	110.634	409.4
ODVSXX24	24	110.634	425.8

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.991	3.840	6.233	10.856	15.416
	To: PADM	t_{PLH}	2.596	4.305	6.546	10.836	14.989
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.415	2.545	3.833	6.199	8.544
	To: PADM	t_{PLH}	1.621	2.996	4.293	6.488	8.605
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.237	2.107	3.069	4.707	6.220
	To: PADM	t_{PLH}	1.540	2.673	3.730	5.363	6.777
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.160	1.928	2.773	4.149	5.325
	To: PADM	t_{PLH}	1.287	2.311	3.323	4.668	5.836
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.193	1.968	2.784	4.136	5.336
	To: PADM	t_{PLH}	1.268	2.084	2.910	4.093	4.921

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODVXTExx is a family of 1 to 12 mA, 5-volt tolerant, non-inverting, LVTTL-level, tristate output buffer pieces with active low enable.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODVXTExx *inst_name* (PADM, A, EN);
 VHDL..... *inst_name*: ODVXTExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load				
	ODVXTE01	ODVXTE02	ODVXTE04	ODVXTE08	ODVXTE12
A (eq-load)	2.8	2.8	2.8	2.8	2.8
EN (eq-load)	8.6	8.6	8.6	8.6	8.6
PADM (pF)	4.82	4.82	4.82	4.82	4.82

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ODVXTE01	1	116.564	350.0
ODVXTE02	2	116.564	355.4
ODVXTE04	4	116.564	364.5
ODVXTE08	8	116.564	384.0
ODVXTE12	12	116.564	401.9

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODVXTE01	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A	t_{PLH}	4.368	6.216	8.079	10.860	15.402
	To: PADM	t_{PHL}	3.070	4.410	5.747	7.740	11.032
ODVXTE02	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A	t_{PLH}	2.530	5.636	7.936	10.228	14.772
	To: PADM	t_{PHL}	1.683	4.058	5.680	7.299	10.600
ODVXTE04	From: EN	t_{ZH}	2.365	5.565	7.848	10.130	14.695
	To: PADM	t_{ZL}	1.686	3.975	5.613	7.251	10.529
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODVXTE08	From: A	t_{PLH}	1.503	3.127	5.425	9.963	14.572
	To: PADM	t_{PHL}	1.090	2.220	3.842	7.097	10.348
	From: EN	t_{ZH}	1.327	2.954	5.285	9.884	14.415
ODVXTE12	To: PADM	t_{ZL}	1.008	2.189	3.853	7.064	10.358
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.172	1.949	3.066	5.419	7.690
ODVXTE12	To: PADM	t_{PHL}	0.860	1.435	2.248	3.864	5.471
	From: EN	t_{ZH}	0.985	1.797	2.946	5.270	7.570
	To: PADM	t_{ZL}	0.808	1.405	2.202	3.792	5.455
ODVXTE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.002	1.559	2.340	3.899	5.463
	To: PADM	t_{PHL}	0.841	1.271	1.801	2.882	4.056
ODVXTE12	From: EN	t_{ZH}	0.851	1.412	2.206	3.773	5.321
	To: PADM	t_{ZL}	0.760	1.179	1.754	2.860	3.989

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell				
			ODVXTE01	ODVXTE02	ODVXTE04	ODVXTE08	ODVXTE12
EN	PADM	t_{HZ} t_{LZ}	0.646 0.409	0.762 0.437	0.983 0.494	1.606 0.597	2.342 0.690

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODVXXExx is a family of 1 to 24 mA, non-inverting, LVTTL-level, tristate output buffer pieces with active low enables.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table> <p>Z = High Impedance</p>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODVXXExx *inst_name* (PADM, A, EN);
 VHDL..... *inst_name*: ODVXXExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load						
	XXE01	ODVXXE02	ODVXXE04	ODVXXE08	ODVXXE12	ODVXXE16	ODVXXE24
A (eq-load)	7.1	9.9	9.9	2.8	5.7	5.7	5.7
EN (eq-load)	5.1	6.6	6.6	6.3	8.2	8.2	8.2
PADM (pF)	4.76	4.77	4.77	4.79	4.80	4.82	4.82

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODVXXE01	1	100.887	203.6
ODVXXE02	2	104.393	214.4
ODVXXE04	4	104.393	225.6
ODVXXE08	8	118.748	280.1
ODVXXE12	12	129.791	313.9
ODVXXE16	16	129.791	338.1
ODVXXE24	24	129.791	354.5

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Capacitive Load (pF)		15	25	35	50	75 (max)
ODVXXE01	From: A	t_{PLH}	3.582	5.451	7.297	10.035	14.545
	To: PADM	t_{PHL}	3.423	5.085	6.745	9.245	13.442
ODVXXE02	From: EN	t_{ZH}	3.675	5.506	7.325	10.062	14.689
	To: PADM	t_{ZL}	3.468	5.117	6.737	9.193	13.469
ODVXXE04	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A	t_{PLH}	1.856	5.009	7.280	9.563	14.154
ODVXXE08	To: PADM	t_{PHL}	1.808	4.707	6.779	8.864	13.071
	From: EN	t_{ZH}	1.984	5.151	7.415	9.695	14.298
	To: PADM	t_{ZL}	1.801	4.731	6.825	8.915	13.076
ODVXXE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.070	2.664	4.943	9.523	14.091
ODVXXE16	To: PADM	t_{PHL}	1.116	2.601	4.708	8.875	13.054
	From: EN	t_{ZH}	1.206	2.776	5.035	9.627	14.187
	To: PADM	t_{ZL}	1.124	2.618	4.712	8.880	13.059
ODVXXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.706	1.230	1.995	3.515	5.018
	To: PADM	t_{PHL}	0.647	1.130	1.806	3.156	4.514
	From: EN	t_{ZH}	0.627	1.161	1.918	3.429	4.942
	To: PADM	t_{ZL}	0.706	1.170	1.828	3.171	4.557
Pad Logic	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.665	1.089	1.687	2.873	4.048
ODVXXE16	To: PADM	t_{PHL}	0.624	0.991	1.527	2.535	3.574
	From: EN	t_{ZH}	0.623	1.039	1.634	2.820	4.005
	To: PADM	t_{ZL}	0.651	1.025	1.547	2.575	3.590
ODVXXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.676	1.093	1.688	2.875	4.062
	To: PADM	t_{PHL}	0.584	0.868	1.234	1.923	2.602
	From: EN	t_{ZH}	0.609	1.030	1.627	2.816	4.001
	To: PADM	t_{ZL}	0.585	0.876	1.243	1.927	2.612

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPE 0.35 micron CMOS Pad Library

Tristate Timing


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell					
			ODVXXE01	ODVXXE02	ODVXXE04	ODVXXE08	ODVXXE12	ODVXXE16
EN	PADM	t_{HZ} t_{LZ}	0.617 0.231	0.498 0.192	0.625 0.257	0.399 0.472	0.380 0.506	0.429 0.555
								0.426 0.616

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODVXXNxx is a family of 1 to 24 mA, non-inverting, LVTTL-level, output buffer pieces with N-channel, open-drains (pull-down).

Logic Symbol	Truth Table									
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="width: 20px;"></td> <td style="width: 20px;"></td> <td style="width: 20px;">PADM</td> </tr> <tr> <td style="width: 20px;">A</td> <td style="width: 20px;"></td> <td style="width: 20px;">L</td> </tr> <tr> <td style="width: 20px;"></td> <td style="width: 20px;"></td> <td style="width: 20px;">H</td> </tr> </table> <p style="text-align: center;">Z = High Impedance</p>			PADM	A		L			H
		PADM								
A		L								
		H								

HDL Syntax

Verilog ODVXXNxx *inst_name* (PADM, A);

VHDL..... *inst_name*: ODVXXNxx port map (PADM, A);

Pin Loading

Pin Name	Load						
	ODVXXN01	ODVXXN02	ODVXXN04	ODVXXN08	ODVXXN12	ODVXXN16	ODVXXN24
A (eq-load)	5.4	5.4	5.4	7.9	7.9	10.7	10.7
PADM (pF)	4.76	4.76	4.76	4.76	4.76	4.76	4.76

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL _{pd} (Eq-load)
ODVXXN01	1	98.486	191.2
ODVXXN02	2	98.486	193.8
ODVXXN04	4	98.486	199.3
ODVXXN08	8	100.694	210.6
ODVXXN12	12	100.694	219.7
ODVXXN16	16	102.902	233.1
ODVXXN24	24	102.902	249.5

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A	To: PADM	t _{ZL}				
ODVXXN01	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A	To: PADM	t _{ZL}	3.131	4.801	6.473	8.980
ODVXXN02	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A	To: PADM	t _{ZL}	1.558	4.482	6.569	8.656
ODVXXN04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t _{ZL}	0.955	2.432	4.511	8.692
ODVXXN08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t _{ZL}	0.553	1.276	2.293	4.336
ODVXXN12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t _{ZL}	0.459	0.957	1.642	2.994
ODVXXN16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t _{ZL}	0.413	0.781	1.286	2.305
ODVXXN24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t _{ZL}	0.373	0.622	0.979	1.665

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell						
			ODVXXN01	ODVXXN02	ODVXXN04	ODVXXN08	ODVXXN12	ODVXXN16	ODVXXN24
A	PADM	t _{Hz}	0.138	0.166	0.229	0.214	0.263	0.255	0.317

AMI350XXPE 0.35 micron CMOS Pad Library

Description

ODVXXXxx is a family of 1 to 24 mA, non-inverting, LVTTL-level output buffer pieces.

Logic Symbol	Truth Table						
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="padding: 2px;">A</td> <td style="padding: 2px;">PADM</td> </tr> <tr> <td style="padding: 2px;">L</td> <td style="padding: 2px;">L</td> </tr> <tr> <td style="padding: 2px;">H</td> <td style="padding: 2px;">H</td> </tr> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODVXXXxx *inst_name* (PADM, A);

VHDL *inst_name*: ODVXXXxx port map (PADM, A);

Pin Loading

Pin Name	Load						
	ODVXXX01	ODVXXX02	ODVXXX04	ODVXXX08	ODVXXX12	ODVXXX16	ODVXXX24
A (eq-load)	5.2	5.2	8.0	10.7	10.7	10.7	10.7

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ODVXXX01	1	98.486	197.1
ODVXXX02	2	98.486	202.8
ODVXXX04	4	100.694	214.2
ODVXXX08	8	102.903	238.2
ODVXXX12	12	102.903	259.6
ODVXXX16	16	102.903	283.9
ODVXXX24	24	102.903	300.2

a. See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


	Capacitive Load (pF)		15	25	35	50	75 (max)
ODVXXX01	From: A	t_{PLH}	3.519	5.350	7.180	9.929	14.534
	To: PADM	t_{PHL}	3.258	4.899	6.557	9.066	13.289
ODVXXX02	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A	t_{PLH}	1.912	5.061	7.333	9.617	14.213
ODVXXX04	To: PADM	t_{PHL}	1.812	4.750	6.846	8.933	13.085
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODVXXX08	From: A	t_{PLH}	0.994	2.588	4.874	9.453	14.024
	To: PADM	t_{PHL}	0.987	2.461	4.562	8.715	12.908
ODVXXX12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.514	1.051	1.809	3.300	4.829
ODVXXX16	To: PADM	t_{PHL}	0.600	1.088	1.754	3.115	4.459
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODVXXX24	From: A	t_{PLH}	0.519	0.938	1.530	2.706	3.896
	To: PADM	t_{PHL}	0.641	1.010	1.521	2.552	3.566
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.581	0.986	1.565	2.747	3.925
	To: PADM	t_{PHL}	0.543	0.850	1.221	1.904	2.594

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

PLD3 is an active pull-down buffer piece.

Logic Symbol	Truth Table	Pin Loading
	N/A	N/A

HDL Syntax

Verilog PLD3 *inst_name* (PADM);
 VHDL..... *inst_name*: PLD3 port map (PADM);

Power Characteristics


Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	2.677	nA
EQL_{pd}	184.7	Eq-load

See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

PLDT is a 5-volt tolerant active pull-down buffer piece.

Logic Symbol	Truth Table	Pin Loading
<p>PLDT</p> 	N/A	N/A

HDL Syntax

Verilog PLDT *inst_name* (PADM);
VHDL..... *inst_name*: PLDT port map (PADM);

Power Characteristics


Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	0.451	nA
EQL_{pd}	169.1	Eq-load

See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

PLP3 is a programmable pull-up/pull-down buffer piece.

Logic Symbol	Truth Table	Pin Loading																		
		MA	MB	PADM Function	Load															
	<table border="1"> <thead> <tr> <th>MA</th> <th>MB</th> <th>PADM Function</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>Pull-down</td> </tr> <tr> <td>H</td> <td>H</td> <td>Pull-up</td> </tr> <tr> <td>H</td> <td>L</td> <td>Tristate</td> </tr> <tr> <td>L</td> <td>H</td> <td>Tristate</td> </tr> </tbody> </table>	MA	MB	PADM Function	L	L	Pull-down	H	H	Pull-up	H	L	Tristate	L	H	Tristate				
MA	MB	PADM Function																		
L	L	Pull-down																		
H	H	Pull-up																		
H	L	Tristate																		
L	H	Tristate																		
		MA		2.0 eql																
		MB		2.5 eql																

HDL Syntax

Verilog PLP3 *inst_name* (PADM, MA, MB);

VHDL..... *inst_name*: PLP3 port map (PADM, MA, MB);

Power Characteristics


Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	2.677	nA
EQL_{pd}	186.0	Eq-load

See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

PLPT is a programmable pull-up/pull-down buffer piece for use in 5 volt tolerant applications.

Logic Symbol	Truth Table	Pin Loading																			
	<table border="1"> <thead> <tr> <th>MA</th> <th>MB</th> <th>PADM Function</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>Pull-down</td> </tr> <tr> <td>H</td> <td>H</td> <td>Pull-up</td> </tr> <tr> <td>H</td> <td>L</td> <td>Tristate</td> </tr> <tr> <td>L</td> <td>H</td> <td>Tristate</td> </tr> </tbody> </table>	MA	MB	PADM Function	L	L	Pull-down	H	H	Pull-up	H	L	Tristate	L	H	Tristate	<table border="1"> <thead> <tr> <th>MA</th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>1.5 eql</td> <td>1.4 eql</td> </tr> </tbody> </table>	MA	Load	1.5 eql	1.4 eql
MA	MB	PADM Function																			
L	L	Pull-down																			
H	H	Pull-up																			
H	L	Tristate																			
L	H	Tristate																			
MA	Load																				
1.5 eql	1.4 eql																				

HDL Syntax

Verilog PLPT *inst_name* (PADM, MA, MB);

VHDL..... *inst_name*: PLPT port map (PADM, MA, MB);

Power Characteristics


Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	2.052	nA
EQL_{pd}	175.6	Eq-load

See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

PLU3 is an active pull-up buffer piece.

Logic Symbol	Truth Table	Pin Loading
	N/A	N/A

HDL Syntax

Verilog PLU3 *inst_name* (PADM);
 VHDL..... *inst_name*: PLU3 port map (PADM);

Power Characteristics


Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	2.677	nA
EOL_{pd}	189.4	Eq-load

See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

PLUT is a 5-volt tolerant active pull-up buffer piece.

Logic Symbol	Truth Table	Pin Loading
<p style="text-align: center;">PLUT</p> 	N/A	N/A

HDL Syntax

Verilog PLUT *inst_name* (PADM);
VHDL..... *inst_name*: PLUT port map (PADM);

Power Characteristics


Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	0.707	nA
EOL_{pd}	165.1	Eq-load

See page 2-13 for power equation.

AMI350XXPE 0.35 micron CMOS Pad Library

Description

PWRPAD is a generic power pad used to define the connection of a chip power pin to logical buses in the device. For more information on power and ground buses, as well as PWRPAD usage see “Interconnect Load Estimation” on page 2-15.



PWRPAD has the following parameters:

- LVDD: this parameter receives a string value that defines the name of the power supply that PWRPAD drives.
- CONTACT: this parameter receives a string value that defines the logical buses that PWRPAD connects to.

Verilog Syntax

```
defparam SUPPLY_3.3V.LVDD = "PAD_3.3",
          SUPPLY_3.3.CONTACT = "IPWR,OPWR1";
PWRPAD SUPPLY_3.3 (.PADM(VDD_3.3));
```

Pad
Logic

VHDL syntax

```
SUPPLY_3.3 : PWRPAD generic map (LVDD => "PAD_3.3", CONTACT => "IPWR,OPWR1")
port map (PADM => VDD_3.3);
```

Bolt syntax

```
PWRPAD/SUPPLY_3.3 VDD_3.3 (LVDD='PAD_3.3' CONTACT="IPWR,OPWR1");
```


where:

- SUPPLY_3.3 is the instance name for PWRPAD
- PAD_3.3 is the name of the supply
- IPWR, OPWR1 are logical buses
- VDD_3.3 is the chip port name

AMI350XXPE 0.35 micron CMOS Pad Library

Description

GNDPAD is a generic ground pad used to define the connection of a chip ground pin to logical buses in the device. For more information on power and ground buses, as well as GNDPAD usage see “Interconnect Load Estimation” on page 2-15.



GNDPAD has the following parameters:

- LVSS: this parameter receives a string value that defines the name of the ground that GNDPAD drives.
- CONTACT: this parameter receives a string value that defines the logical buses that GNDPAD connects to.

Verilog syntax

```
defparam GROUND1.LVSS = "VSS",
      GROUND1.CONTACT = "CGND,OGND";
GNDPAD GROUND1 (.PADM(VSS1));
```

VHDL syntax

```
GROUND1 : GNDPAD generic map (LVSS => "VSS", CONTACT => "CGND,OGND")
port map (PADM => VSS1);
```

Bolt syntax

```
.GNDPAD/GROUND1 VSS1 (LVSS='VSS' CONTACT="CGND,OGND");
```


where:

- GROUND1 is the instance name for GNDPAD
- VSS is the name of the supply
- CGND,OGND are logical buses

VSS1 is the chip port name

AMI350XXPE 0.35 micron CMOS Pad Library
Description

SHFTOUT is a mixed voltage single output pad piece used for level-shifting from a 2.5V core to a 3.3V pad.

Logic Symbol	Truth Table	Pin Loading								
	<table border="1"> <thead> <tr> <th>A</th> <th>QA</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	QA	L	L	H	H	<table border="1"> <thead> <tr> <th>Load</th> </tr> </thead> <tbody> <tr> <td>5.3</td> </tr> </tbody> </table>	Load	5.3
A	QA									
L	L									
H	H									
Load										
5.3										

HDL Syntax

Verilog SHFTOUT *inst_name* (QA, A);

VHDL..... *inst_name*: SHFTOUT port map (QA, A);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	8.990	nA
EQL_{pd}	9.9	eql

Propagation Delays *See note at beginning of section to compute total delay.

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 2.5\text{V}$, Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	6	12	17	23 (max)
A	QA	t_{PLH}	0.117	0.160	0.209	0.249	0.296
		t_{PHL}	0.097	0.131	0.166	0.193	0.225

AMI350XXPE 0.35 micron CMOS Pad Library

Description

SHFTOUTT is a mixed voltage dual output pad piece used for level-shifting from a 2.5V core to a 3.3V pad.

Logic Symbol	Truth Table	Pin Loading																	
		A	EN	QA	QEN	Load													
	<table border="1"> <tr> <td>L</td><td>X</td><td>L</td><td>X</td> </tr> <tr> <td>H</td><td>X</td><td>H</td><td>X</td> </tr> <tr> <td>X</td><td>L</td><td>X</td><td>L</td> </tr> <tr> <td>X</td><td>H</td><td>X</td><td>H</td> </tr> </table>	L	X	L	X	H	X	H	X	X	L	X	L	X	H	X	H	A(eql)	3.8
L	X	L	X																
H	X	H	X																
X	L	X	L																
X	H	X	H																
		EN(eql)	4.1																

HDL Syntax

Verilog SHFTOUTT *inst_name* (QA, QEN, A, EN);

VHDL..... *inst_name*: SHFTOUTT port map (QA, QEN, A, EN);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	8.990	nA
EQL_{pd}	11.1	eql

Propagation Delays *See note at beginning of section to compute total delay.

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 2.5\text{V}$, Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	3	6	10	13 (max)
A	QA	t_{PLH}	0.126	0.159	0.205	0.264	0.307
		t_{PHL}	0.183	0.254	0.358	0.495	0.595
EN	QEN	t_{PLH}	0.139	0.172	0.217	0.277	0.323
		t_{PHL}	0.189	0.260	0.362	0.493	0.590