

0.35 Micron CMOS Pad Library
Datasheets
AMI350XXPR 3.3/5.0 Volt
Section 4

DATASHEETS



AMI350XXPR 0.35 micron CMOS Pad Library

AMI350XXPR 0.35 micron CMOS Pad Library

Input Drive Pieces

Name	Description	Page
IDCI3	Family of inverting, CMOS-level input buffer pieces	4-1
IDCR0	Non-buffered, resistive analog interface input piece with ESD protection	4-2
IDCS3	Family of non-inverting, CMOS-level Schmitt trigger input buffer pieces.....	4-3
IDCXx	Family of non-inverting, CMOS-level input buffer pieces.....	4-4
IDLS3	Non-inverting, low power, CMOS-level Schmitt trigger input buffer piece	4-5
IDPXx	Family of non-inverting, PCI-level input buffer pieces.....	4-6
IDQC0	Non-buffered, resistive crystal oscillator input receiver piece with ESD protection	4-8
IDQC3	Crystal oscillator input receiver pad piece with a non-inverting, CMOS-level input	4-9
IDQS3	Crystal oscillator Schmitt triggerinput receiver pad piece	4-11
IDSS3	Non-inverting, SCSI-level Schmitt trigger input buffer piece with voltage hysteresis.....	4-13
IDVS3	Non-inverting, LVTTL-level Schmitt input buffer pieces.....	4-14
IDVXx	Family of non-inverting, LVTTL-level input buffer pieces.....	4-15

Pull Pieces

PLD3	Active pull-down buffer piece	4-60
PLP3	programmable pull-up/pull-down buffer piece.....	4-60
PLU3	Active pull-up buffer piece	4-61

Output Drive Pieces

ODCHXExx	Family of 8 to 16 mA, non-inverting, CMOS-level, tristate output pieces with active low enable outputs	4-17
ODCHXXxx	Family of 8 to 16 mA, non-inverting, CMOS-level output pieces	4-19
ODCSIPxx	Family of 4 to 16 mA, inverting, CMOS-level output pieces with P-channel open-drains (pull-up) and controlled slew rate outputs	4-21
ODCSXExx	Family of 4 to 16 mA, non-inverting, CMOS-level, tristate output pieces with active low enables and controlled slew rate outputs	4-23
ODCSXXxx	Family of 4 to 16 mA, non-inverting, CMOS-level, output pieces w/slew rate outputs.....	4-25
ODCXIPxx	Family of 1 to 16 mA, inverting, CMOS-level, output pieces w/P-channel, open-drains (pull-up).....	4-27
ODCXXExx	Family of 1 to 16 mA, non-inverting, CMOS-level, tristate output w/active low enables	4-29
ODCXXXxx	Family of 1 to 16 mA, non-inverting, CMOS-level output pieces	4-32
ODPHXE16	High performance, 33 and 66MHz PCI, non-inverting, tristate w/ slew rate output	4-34
ODVHXExx	Family of 8 to 16 mA, non-inverting. TTL-level, tristate output pieces -active low enable	4-42
ODVHXXxx	Family of high performance, 8 -16 mA, non-inverting, LVTTL-level output buffer pieces	4-44
ODVSXExx	Family of 4 to 16 mA, non-inverting, LVTTL-level, tristate output pieces with active low enables and controlled slew rate outputs	4-46
ODVSXNxx	Family of 4 to 16 mA, non-inverting, LVTTL-level, output pieces with N-channel open-drains (pull-down) and controlled slew rate outputs	4-48
ODVSXXxx	Family of 4 to 16 mA, non-inverting, LVTTL-level, output pieces w/slew rate outputs.....	4-50
ODVXXExx	Family of 1 to 16 mA, non-inverting, LVTTL-level, tristate output pieces w/active low enables	4-52
ODVXXNxx	Family of 1 to 16 mA, non-inverting, LVTTL-level, output pieces with N-channel, open-drains (pull-down)	4-55
ODVXXXxx	Family of 1 to 16 mA, non-inverting, LVTTL-level output pieces	4-57

Power Pad Cells

Name	Description	Page
------	-------------	------

AMI350XXPR 0.35 micron CMOS Pad Library

PWRPAD	Generic power pad	4-62
GNDPAD	Generic ground pad	4-63


Special Pad Cells

ODQFE01M	Fundamental mode, enabled crystal oscillator output for frequency range of 32 kHz - 1 MHz	4-35
ODQFE20M	Fundamental mode, enabled crystal oscillator output for frequency range of 1 MHz - 20 MHz	4-37
ODQTE60M	Third-overtone mode, enabled crystal oscillator output for frequency range of 20 - 60 MHz	4-39
ODQXXX00	Non-buffered, resistive analog crystal oscillator output pad piece with ESD protection	4-41
SHFTOUT	Mixed voltage single output for level-shifting from a 2.5 V core to a 3.3 V pad.	4-64
SHFTOUTT	Mixed voltage dual output for level-shifting from a 2.5 V core to a 3.3 V pad.....	4-65

AMI350XXPR 0.35 micron CMOS Pad Library

Description

IDCI3 is an inverting, CMOS-level input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
IDCI3 	<table><tr><th>PADM</th><th>QC</th></tr><tr><td>L</td><td>H</td></tr><tr><td>H</td><td>L</td></tr></table>	PADM	QC	L	H	H	L	<table><tr><th></th><th>Load</th></tr><tr><td>PADM</td><td>4.70 pF</td></tr></table>		Load	PADM	4.70 pF
PADM	QC											
L	H											
H	L											
	Load											
PADM	4.70 pF											

HDL Syntax

Verilog IDCI3 *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDCI3 port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	4.810	nA
$EQ_{L_{pd}}$	10.4	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	10	21	32	42 (max)
PADM		QC	t_{PLH}	0.410	0.494	0.589	0.678	0.754
			t_{PHL}	0.471	0.546	0.624	0.696	0.757

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

IDCR0 is a non-buffered, resistive analog interface input piece with ESD protection.

Logic Symbol	Truth Table	Pin Loading										
	<table><tr><th>PADM</th><th>QC</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	PADM	QC	L	L	H	H	<table><tr><th></th><th>Load</th></tr><tr><td>PADM</td><td>4.70 pF</td></tr></table>		Load	PADM	4.70 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.70 pF											

HDL Syntax

Verilog IDCR0 *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDCR0 port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	0.090	nA
EQL_{pd}	1.9	Eq-load

See page 2-13 for power equation.

Note: This special purpose, "resistive input" pad is not intended for use as a general input pad.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

IDCS3 is a non-inverting, CMOS-level Schmitt trigger input buffer piece with voltage hysteresis.

Logic Symbol	Truth Table	Pin Loading										
IDCS3	<table><tr><th>PADM</th><th>QC</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	PADM	QC	L	L	H	H	<table><tr><th></th><th>Load</th></tr><tr><td>PADM</td><td>4.70 pF</td></tr></table>		Load	PADM	4.70 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.70 pF											

HDL Syntax

Verilog IDCS3 *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDCS3 port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	4.571	nA
$EQ_{L_{pd}}$	14.1	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	10	21	32	42 (max)
PADM		QC	t_{PLH}	0.936	1.041	1.125	1.190	1.239
			t_{PHL}	0.860	0.956	1.041	1.106	1.154

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

IDCXx is a family of non-inverting, CMOS-level input buffer pieces.

Logic Symbol	Truth Table						
	<table> <tr> <th>PADM</th><th>QC</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	PADM	QC	L	L	H	H
PADM	QC						
L	L						
H	H						

HDL Syntax

Verilog IDCXx *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDCXx port map (QC, PADM);

Pin Loading

Pin Name	Load	
	IDCX3	IDCX6
PADM (pF)	4.70	4.70

Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
IDCX3	1.0	3.946	8.5
IDCX6	1.0	7.643	14.6

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: T_J = 25°C, V_{DD} = 3.3V, Typical Process


IDCX3	Number of Equivalent Loads		1	10	21	32	42 (max)
	From: PADM	t _{PLH}	0.410	0.519	0.604	0.683	0.757
IDCX6	To: QC	t _{PHL}	0.357	0.470	0.554	0.631	0.701
	Number of Equivalent Loads		1	20	40	60	80 (max)
IDCX6	From: PADM	t _{PLH}	0.362	0.504	0.599	0.669	0.723
	To: QC	t _{PHL}	0.300	0.455	0.544	0.612	0.673

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

IDLS3 is a non-inverting, low power, SCSI-level Schmitt trigger input buffer piece with voltage hysteresis.

Logic Symbol	Truth Table	Pin Loading										
	<table><tr><th>PADM</th><th>QC</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	PADM	QC	L	L	H	H	<table><tr><th>PADM</th><th>Load</th></tr><tr><td></td><td>4.70 pF</td></tr></table>	PADM	Load		4.70 pF
PADM	QC											
L	L											
H	H											
PADM	Load											
	4.70 pF											

HDL Syntax

Verilog IDLS3 *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDLS3 port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	18.759	nA
EQL_{pd}	18.4	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	10	19	28	38 (max)
PADM		QC	t_{PLH}	3.84	3.90	4.00	4.11	4.27
			t_{PHL}	5.38	5.39	5.42	5.49	5.62

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

IDPXx is a family of non-inverting, PCI-level input buffer pieces. IDPX3 is for the 33MHz PCI ODPSXE16 piece whereas IDPX6 is for the 66MHz PCI ODPHXE16 piece.

Logic Symbol	Truth Table						
	<table> <tr> <th>PADM</th><th>QC</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	PADM	QC	L	L	H	H
PADM	QC						
L	L						
H	H						

HDL Syntax

Verilog IDPX3 *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDPX3 port map (QC, PADM);

Pin Loading

Pin Name	Load	
	IDPX3	IDPX6
PADM (pF)	4.70	4.70

Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
IDPX3	1.0	3.738	9.2
IDPX6	1.0	7.771	15.7

a. See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


IDPX3	Number of Equivalent Loads		1	10	21	32	42 (max)
	From: PADM To: QC	t_{PLH} t_{PHL}	0.385 0.379	0.479 0.473	0.576 0.556	0.666 0.625	0.743 0.680
IDPX6	Number of Equivalent Loads		1	20	40	60	80 (max)
	From: PADM To: QC	t_{PLH} t_{PHL}	0.370 0.356	0.488 0.454	0.571 0.512	0.641 0.575	0.704 0.633

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

IDQC0 is a non-buffered, resistive crystal oscillator input receiver piece with ESD protection.

Logic Symbol	Truth Table	Pin Loading										
	<table><tr><th>PADM</th><th>QO</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	PADM	QO	L	L	H	H	<table><tr><th></th><th>Load</th></tr><tr><td>PADM</td><td>4.70 pF</td></tr></table>		Load	PADM	4.70 pF
PADM	QO											
L	L											
H	H											
	Load											
PADM	4.70 pF											

HDL Syntax

Verilog IDQC0 *inst_name* (QO, PADM);

VHDL..... *inst_name*: IDQC0 port map (QO, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	0.090	nA
EQL_{pd}	1.8	Eq-load

See page 2-13 for power equation.



Design Notes:

The IDQC0 cell is for backward compatibility with existing oscillator methodologies.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

IDQC3 is a crystal oscillator input receiver pad piece with a non-inverting, CMOS-level clock input. QO is the output to either the ODQFE20M or the ODQTE60M. PADM is the bond pad from the Xtal-in.

Logic Symbol 	The Possible Logic Schematic Combinations 													
Truth Table <table><tr><th>PADM</th><th>QC</th><th>QO</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td><td>H</td></tr></table>	PADM	QC	QO	L	L	L	H	H	H	Pin Loading <table><tr><th></th><th>Load</th></tr><tr><td>PADM</td><td>4.70 pF</td></tr></table>		Load	PADM	4.70 pF
PADM	QC	QO												
L	L	L												
H	H	H												
	Load													
PADM	4.70 pF													

HDL Syntax

Verilog IDQC3 *inst_name* (QC, QO, PADM);

VHDL..... *inst_name*: IDQC3 port map (QC, QO, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	5.674	nA
EQL_{pd}	9.6	Eq-load

See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads				
From	To		1	10	21	32	42 (max)
PADM	QC	t_{PLH}	0.417	0.499	0.561	0.621	0.676
		t_{PHL}	0.468	0.560	0.638	0.704	0.758
PADM	QO	t_{PLH}	0.000				
		t_{PHL}	0.000				

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Design Notes:

The IDQC3 is the input cell of a two cell oscillator circuit. Its function is to connect the QO pin with the QI pin of either the ODQFE20M or the ODQTE60M oscillator output driver pad pieces. The buffered QC pin is for driving the oscillator into the core. Two package pins are required to create a complete oscillator.

Description

Logic Symbol

Logic Schematic

Truth Table

PADM	QC	QO
L	L	L
H	H	H

Pin Loading

	Load
PADM	4.70 pF

HDL Syntax

VHDL.....*inst_name*: IDQS3 port map (QC, QO, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	9.755	nA
EQL_{pd}	15.1	Eq-load

See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads				
From	To		1	10	21	32	42 (max)
PADM	QC	t_{PLH}	0.991	1.037	1.075	1.107	1.133
		t_{PHL}	1.203	1.264	1.350	1.440	1.526
PADM	QO	t_{PLH}	0.000				
		t_{PHL}	0.000				

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


Design Notes:

The IDQS3 is the input cell of a two cell oscillator circuit. Its function is to connect the QO pin with the QI pin of the ODQFE01M oscillator output driver pad piece. The buffered QC pin is for driving the oscillator into the core. Two package pins are required to create a complete oscillator.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

IDSS3 is a non-inverting, SCSI-level Schmitt trigger input buffer piece with voltage hysteresis.

Logic Symbol	Truth Table	Pin Loading										
	<table><tr><th>PADM</th><th>QC</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	PADM	QC	L	L	H	H	<table><tr><th>PADM</th><th>Load</th></tr><tr><td></td><td>4.70 pF</td></tr></table>	PADM	Load		4.70 pF
PADM	QC											
L	L											
H	H											
PADM	Load											
	4.70 pF											

HDL Syntax

Verilog IDSS3 *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDSS3 port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	4.747	nA
EQL_{pd}	16.8	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	10	21	32	42 (max)
PADM		QC	t_{PLH}	1.103	1.200	1.296	1.382	1.457
			t_{PHL}	1.365	1.487	1.635	1.766	1.866

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

IDVS3 is a non-inverting, LVTTTL-level Schmitt input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
Logic symbol for IDVS3. The symbol shows an input pin QC connected to a Schmitt trigger buffer (triangle with a diagonal line). The output of the buffer is connected to a pull-down resistor (P D) and an output pin PADM. The output pin PADM is also connected to a feedback line that goes back to the input of the Schmitt trigger buffer.	<table><tr><th>PADM</th><th>QC</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	PADM	QC	L	L	H	H	<table><tr><th>PADM</th><th>Load</th></tr><tr><td></td><td>4.70 pF</td></tr></table>	PADM	Load		4.70 pF
PADM	QC											
L	L											
H	H											
PADM	Load											
	4.70 pF											

HDL Syntax

Verilog IDVS3 inst_IDVS3 (QC, PADM);
VHDL..... inst_IDVS3 : IDVS3 port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	4.571	nA
EQL_{pd}	13.9	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	10	21	32	42 (max)
PADM		QC	t_{PLH}	0.653	0.761	0.857	0.940	1.009
			t_{PHL}	0.729	0.826	0.921	1.007	1.081

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

IDVXx is a family of non-inverting, LVTTTL-level, input buffer piece.

Logic Symbol	Truth Table						
	<table> <tr> <th>PADM</th><th>QC</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	PADM	QC	L	L	H	H
PADM	QC						
L	L						
H	H						

HDL Syntax

Verilog IDVXx *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDVXx port map (QC, PADM);

Pin Loading

Pin Name	Load	
	idvx3	idvx6
PADM (pF)	4.70	4.70

Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
idvx3	1.0	3.706	8.5
idvx6	1.0	7.131	14.7

a. See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


idvx3	Number of Equivalent Loads		1	10	21	32	42 (max)
	From: PADM To: QC	t_{PLH} t_{PHL}	0.358 0.386	0.471 0.467	0.568 0.544	0.653 0.617	0.726 0.684
idvx6	Number of Equivalent Loads		1	20	40	60	80 (max)
	From: PADM To: QC	t_{PLH} t_{PHL}	0.347 0.410	0.462 0.484	0.554 0.548	0.635 0.620	0.712 0.699

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

ODCHXExx is a family of high performance, 8 to16 mA, non-inverting, CMOS-level, tristate output buffer piece with active low enable.

Logic Symbol	Truth Table												
	<table><tr><th>EN</th><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>Z</td></tr></table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODCHXExx *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODCHXExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load		
	ODCHXE08	ODCHXE12	ODCHXE16
A (eq-load)	16.9	16.9	16.9
EN (eqI)	12.3	12.3	12.3
PADM (pF)	4.70	4.71	4.71

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCHXE08	4	95.208	249.1
ODCHXE12	12	95.208	269.9
ODCHXE16	16	95.208	290.9

a. See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODCHXE08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.733	1.662	3.009	5.725	8.430
	To: PADM	t_{PHL}	0.587	1.184	2.046	3.760	5.446
	From: EN	t_{ZH}	0.803	1.768	3.126	5.814	8.551
ODCHXE12	To: PADM	t_{ZL}	0.610	1.226	2.071	3.764	5.481
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.571	1.201	2.102	3.905	5.707
	To: PADM	t_{PHL}	0.659	0.955	1.502	2.646	3.755
ODCHXE16	From: EN	t_{ZH}	0.667	1.296	2.205	4.019	5.816
	To: PADM	t_{ZL}	0.514	0.952	1.539	2.647	3.782
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.561	1.038	1.717	3.072	4.424
ODCHXE16	To: PADM	t_{PHL}	0.534	0.852	1.287	2.137	2.971
	From: EN	t_{ZH}	0.605	1.088	1.776	3.135	4.466
	To: PADM	t_{ZL}	0.534	0.867	1.304	2.152	2.993

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell		
From	To		ODCHXE08	ODCHXE12	ODCHXE16
EN	PADM	t_{HZ}	0.666	0.809	0.956
		t_{LZ}	0.244	0.294	0.342

AMI350XXPR 0.35 micron CMOS Pad Library

Description

ODCHXXxx is a family of high performance, 8 to 16 mA, non-inverting, TTL-level output buffer piece.

Logic Symbol	Truth Table						
	<table> <tr> <th>A</th><th>PADM</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODCHXXxx *inst_name* (PADM, A);

VHDL..... *inst_name*: ODCHXXxx port map (PADM, A);

Pin Loading

Pin Name	Load		
	ODCHXX08	ODCHXX12	ODCHXX16
A (eq-load)	18.2	18.4	18.4

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCHXX08	4	92.611	230.4
ODCHXX12	12	92.611	251.0
ODCHXX16	16	92.611	272.0

a. See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Output Propagation Delays (ns)

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODCHXX08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.665	1.613	2.968	5.679	8.390
	To: PADM	t_{PHL}	0.496	1.112	1.964	3.644	5.366
ODCHXX08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.665	1.613	2.968	5.679	8.390
	To: PADM	t_{PHL}	0.496	1.112	1.964	3.644	5.366
ODCHXX16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.453	0.922	1.597	2.943	4.282
	To: PADM	t_{PHL}	0.414	0.733	1.150	1.993	2.858

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

ODCSIPxx is a family of 4 to 16 mA, inverting, CMOS-level output buffer pieces with P-channel open-drains (pull-up) and controlled slew rate outputs.

Logic Symbol	Truth Table						
	<table> <tr> <th>A</th><th>PADM</th></tr> <tr> <td>L</td><td>H</td></tr> <tr> <td>H</td><td>Z</td></tr> </table> Z = High Impedance	A	PADM	L	H	H	Z
A	PADM						
L	H						
H	Z						

HDL Syntax

Verilog ODCSIPxx *inst_name* (PADM, A);

VHDL..... *inst_name*: ODCSIPxx port map (PADM, A);

Pin Loading

Pin Name	Load			
	ODCSIP04	ODCSIP08	ODCSIP12	ODCSIP16
A (eq-load)	4.6	4.6	4.6	4.6
PADM (pF)	4.70	4.70	4.70	4.70

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCSIP04	4	105.573	232.0
ODCSIP08	8	105.573	242.7
ODCSIP12	12	105.573	253.4
ODCSIP16	16	105.573	264.9

a. See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Cell	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZH}				
ODCSIP04			2.491	6.332	11.769	22.688	33.598
ODCSIP08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZH}	1.375	3.295	6.009	11.421
ODCSIP12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZH}	1.018	2.299	4.105	7.706
ODCSIP16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZH}	0.938	1.850	3.184	5.937

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell			
From	To		ODCSIP04	ODCSIP08	ODCSIP12	ODCSIP16
A	PADM	t_{HZ}	0.434	0.402	0.455	0.513

AMI350XXPR 0.35 micron CMOS Pad Library

Description

ODCSXExx is a family of 4 to 16 mA, non-inverting, CMOS-level, tristate output buffer pieces with active low enables and controlled slew rate outputs.

Logic Symbol	Truth Table												
	<table><tr><th>EN</th><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>Z</td></tr></table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODCSXExx *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODCSXExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load			
	ODCSXE04	ODCSXE08	ODCSXE12	ODCSXE16
A (eq-load)	2.7	2.7	2.7	2.7
EN (eq-load)	8.7	8.7	8.7	8.7
PADM (pF)	4.70	4.70	4.70	4.70

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ODCSXE04	4	108.888	266.9
ODCSXE08	8	108.888	286.7
ODCSXE12	12	108.888	307.1
ODCSXE16	16	108.888	327.6

a. See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODCSXE04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	3.006	6.407	11.080	20.578	29.831
	To: PADM	t_{PHL}	1.902	4.314	7.758	14.616	21.494
	From: EN	t_{ZH}	2.648	6.171	10.983	20.396	29.689
ODCSXE08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.647	3.614	6.179	10.915	15.611
	To: PADM	t_{PHL}	1.317	2.489	4.185	7.610	11.061
	From: EN	t_{ZH}	1.588	3.483	5.984	10.768	15.432
ODCSXE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.345	2.655	4.444	7.761	10.860
	To: PADM	t_{PHL}	1.079	1.884	3.048	5.325	7.546
	From: EN	t_{ZH}	1.199	2.504	4.275	7.583	10.701
ODCSXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.155	1.916	3.049	5.343	7.569
	To: PADM	t_{PHL}	1.033	1.639	2.502	4.216	5.910
	From: EN	t_{ZH}	0.973	1.768	2.897	5.149	7.412
ODCSXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.155	1.916	3.049	5.343	7.569
	To: PADM	t_{PHL}	1.033	1.639	2.502	4.216	5.910
	From: EN	t_{ZH}	0.973	1.768	2.897	5.149	7.412
ODCSXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.155	1.916	3.049	5.343	7.569
	To: PADM	t_{PHL}	1.033	1.639	2.502	4.216	5.910
	From: EN	t_{ZH}	0.973	1.768	2.897	5.149	7.412

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell			
From	To		ODCSXE04	ODCSXE08	ODCSXE12	ODCSXE16
EN	PADM	t_{HZ}	0.363	0.417	0.468	0.525
		t_{LZ}	0.484	0.538	0.592	0.642

AMI350XXPR 0.35 micron CMOS Pad Library

Description

ODCSXXxx is a family of 4 to 16 mA, non-inverting, CMOS-level, output buffer pieces with controlled slew rate outputs.

Logic Symbol	Truth Table						
	<table> <tr> <th>A</th><th>PADM</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODCSXXxx *inst_name* (PADM, A);

VHDL..... *inst_name*: ODCSXXxx port map (PADM, A);

Pin Loading

Pin Name	Load			
	ODCSXX04	ODCSXX08	ODCSXX12	ODCSXX16
A (eq-load)	11.3	11.3	11.3	11.3

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ODCSXX04	4	100.389	241.2
ODCSXX08	8	100.389	261.0
ODCSXX12	12	100.389	281.4
ODCSXX16	16	100.389	301.9

a. See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


ODCSXX04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	2.342	6.094	11.273	21.457	31.590
	To: PADM	t_{PHL}	1.502	3.932	7.388	14.233	21.118
ODCSXX08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.167	3.132	5.863	11.090	16.122
	To: PADM	t_{PHL}	0.909	2.097	3.800	7.215	10.631
ODCSXX12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.965	2.200	4.000	7.560	11.028
	To: PADM	t_{PHL}	0.729	1.512	2.636	4.894	7.154
ODCSXX16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.764	1.679	3.011	5.711	8.388
	To: PADM	t_{PHL}	0.663	1.261	2.117	3.811	5.517

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

ODCXIPxx is a family of 1 to 16 mA, inverting, CMOS-level, output buffer pieces with P-channel, open-drains (pull-up).

Logic Symbol	Truth Table						
	<table> <tr> <th>A</th><th>PADM</th></tr> <tr> <td>L</td><td>H</td></tr> <tr> <td>H</td><td>Z</td></tr> </table> Z = High Impedance	A	PADM	L	H	H	Z
A	PADM						
L	H						
H	Z						

HDL Syntax

Verilog ODCXIPxx *inst_name* (PADM, A);

VHDL..... *inst_name*: ODCXIPxx port map (PADM, A);

Pin Loading

Pin Name	Load					
	ODCXIP01	ODCXIP02	ODCXIP04	ODCXIP08	ODCXIP12	ODCXIP16
A (eq-load)	3.1	3.1	3.1	4.5	5.9	5.9
PADM (pF)	4.70	4.70	4.70	4.70	4.71	4.71

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCXIP01	1	79.650	187.7
ODCXIP02	2	80.946	192.2
ODCXIP04	4	82.243	199.8
ODCXIP08	8	84.835	213.8
ODCXIP12	12	88.724	229.3
ODCXIP16	16	88.724	240.8

a. See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Cell	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A	To: PADM	t_{ZH}				
ODCXIP01							
ODCXIP02	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A	To: PADM	t_{ZH}				
ODCXIP04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZH}				
ODCXIP08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZH}				
ODCXIP12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZH}				
ODCXIP16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZH}				

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell					
From	To		ODCXIP01	ODCXIP02	ODCXIP04	ODCXIP08	ODCXIP12	ODCXIP16
A	PADM	t_{HZ}	0.425	0.370	0.406	0.437	0.427	0.504

AMI350XXPR 0.35 micron CMOS Pad Library

Description

ODCXEXx is a family of 1 to 16 mA, non-inverting, CMOS-level, tristate output buffer pieces with active low enables.

Logic Symbol	Truth Table												
	<table><tr><th>EN</th><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>Z</td></tr></table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODCXEXx *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODCXEXx port map (PADM, A, EN);

Pin Loading

Pin Name	Load					
	ODCXEX01	ODCXEX02	ODCXEX04	ODCXEX08	ODCXEX12	ODCXEX16
A (eq-load)	6.6	9.5	9.5	2.6	2.6	2.6
EN (eq-load)	4.7	6.3	6.3	6.5	6.5	6.5
PADM (pF)	4.70	4.70	4.70	4.70	4.71	4.71

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCXEX01	1	82.962	194.9
ODCXEX02	2	86.468	204.8
ODCXEX04	4	86.468	215.2
ODCXEX08	8	102.215	267.5
ODCXEX12	12	102.215	288.2
ODCXEX16	16	102.215	309.3

a. See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODCXXE01	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A	t_{PLH}	4.602	6.760	8.935	12.234	17.813
	To: PADM	t_{PHL}	3.144	4.509	5.857	7.891	11.375
	From: EN	t_{ZH}	4.685	6.888	9.087	12.387	17.905
ODCXXE02	To: PADM	t_{ZL}	3.094	4.495	5.864	7.906	11.360
	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A	t_{PLH}	2.401	6.162	8.867	11.597	17.121
	To: PADM	t_{PHL}	1.613	4.038	5.770	7.490	10.892
ODCXXE04	From: EN	t_{ZH}	2.458	6.281	9.012	11.743	17.205
	To: PADM	t_{ZL}	1.661	4.102	5.823	7.535	10.937
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.278	3.187	5.910	11.343	16.784
ODCXXE08	To: PADM	t_{PHL}	1.080	2.289	4.002	7.443	10.871
	From: EN	t_{ZH}	1.403	3.306	6.035	11.474	16.903
	To: PADM	t_{ZL}	1.064	2.311	4.049	7.442	10.918
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCXXE12	From: A	t_{PLH}	1.147	2.086	3.407	6.105	8.862
	To: PADM	t_{PHL}	0.868	1.464	2.309	4.010	5.724
	From: EN	t_{ZH}	0.952	1.905	3.275	5.994	8.687
	To: PADM	t_{ZL}	0.764	1.395	2.240	3.904	5.662
ODCXXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.963	1.593	2.498	4.311	6.111
	To: PADM	t_{PHL}	0.832	1.209	1.755	2.882	4.036
	From: EN	t_{ZH}	0.823	1.444	2.354	4.179	5.957
ODCXXE16	To: PADM	t_{ZL}	0.692	1.106	1.674	2.801	3.936
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.879	1.366	2.050	3.399	4.757
	To: PADM	t_{PHL}	0.750	1.089	1.535	2.375	3.234
ODCXXE16	From: EN	t_{ZH}	0.744	1.221	1.903	3.260	4.609
	To: PADM	t_{ZL}	0.696	1.028	1.466	2.319	3.172

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPR 0.35 micron CMOS Pad Library

Tristate Timing


Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell					
From	To		ODCXXE01	ODCXXE02	ODCXXE04	ODCXXE08	ODCXXE12	ODCXXE16
EN	PADM	t_{HZ}	0.647	0.528	0.652	0.395	0.452	0.512
		t_{LZ}	0.215	0.194	0.255	0.474	0.529	0.581

AMI350XXPR 0.35 micron CMOS Pad Library

Description

ODCXXXxx is a family of 1 to 16 mA, non-inverting, CMOS-level output buffer pieces.

Logic Symbol	Truth Table						
	<table> <tr> <th>A</th><th>PADM</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODCXXXxx *inst_name* (PADM, A);

VHDL..... *inst_name*: ODCXXXxx port map (PADM, A);

Pin Loading

Pin Name	Load					
	ODCXXX01	ODCXXX02	ODCXXX04	ODCXXX08	ODCXXX12	ODCXXX16
A (eq-load)	4.9	4.9	7.4	10.1	10.1	10.1

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ODCXXX01	1	79.649	188.6
ODCXXX02	2	79.649	193.8
ODCXXX04	4	82.241	204.4
ODCXXX08	8	84.834	226.6
ODCXXX12	12	84.834	247.3
ODCXXX16	16	84.834	268.3

a. See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


ODCXXX01	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	4.516 2.974	6.755 4.356	8.969 5.735	12.255 7.800	17.672 11.236
ODCXXX02	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	2.336 1.658	6.158 4.062	8.897 5.780	11.632 7.496	17.079 10.928
ODCXXX04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	1.199 0.913	3.130 2.119	5.847 3.855	11.283 7.275	16.716 10.718
ODCXXX08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	0.728 0.605	1.688 1.213	3.042 2.068	5.730 3.768	8.468 5.474
ODCXXX12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	0.599 0.570	1.224 0.973	2.122 1.548	3.927 2.690	5.729 3.791
ODCXXX16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	0.581 0.576	1.059 0.911	1.722 1.354	3.056 2.211	4.429 3.049

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

ODPHXE16 is a high performance, 33 and 66MHz PCI Rev 2.1 compliant, non-inverting, tristate buffer piece.

Logic Symbol	Truth Table	Pin Loading																				
	<table><tr><th>EN</th><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>Z</td></tr></table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z	<table><tr><th></th><th>Load</th></tr><tr><td>A</td><td>4.1 eqI</td></tr><tr><td>EN</td><td>3.0 eqI</td></tr><tr><td>PADM</td><td>4.71 pF</td></tr></table>		Load	A	4.1 eqI	EN	3.0 eqI	PADM	4.71 pF
EN	A	PADM																				
L	L	L																				
L	H	H																				
H	X	Z																				
	Load																					
A	4.1 eqI																					
EN	3.0 eqI																					
PADM	4.71 pF																					

HDL Syntax

Verilog ODPHXE16 *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODPHXE16 port map (PADM, A, EN);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	96.119	nA
$EQ_{L_{pd}}$	268.0	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


Delay (ns)		Parameter	Capacitive Load (pF)				
From	To		15	50	100	200	300 (max)
A	PADM	t_{PLH}	1.008	1.692	2.768	4.987	7.232
		t_{PHL}	0.848	1.481	2.345	4.102	5.939
EN	PADM	t_{HZ}	1.691				
		t_{LZ}	1.259				
		t_{ZH}	1.001	1.769	2.878	5.134	7.441
		t_{ZL}	0.721	1.353	2.269	4.099	5.905

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

ODQFE01M is a fundamental mode, enabled crystal oscillator, output driver pad piece that runs over a frequency range of 32 kHz - 1 MHz. QI is the input from IDQC3. E is the oscillator high input enable. PADM is the bond pad to Xtal-out.



HDL Syntax

Verilog ODQFE01M *inst_name* (PADM, E, QI);

VHDL..... *inst_name*: ODQFE01M port map (PADM, E, QI);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	81.729	nA
EQL_{pd}	191.4	Eq-load

See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns) From To		Parameter	Capacitive Load (pF)				
			15	25	35	50	75 (max)
E	PADM	t_{PLH}	4.753	6.928	9.096	12.377	17.960
		t_{PHL}	3.469	4.845	6.221	8.283	11.710
QI	PADM	t_{PLH}	4.719	6.900	9.097	12.413	17.976
		t_{PHL}	3.430	4.755	6.106	8.168	11.679

Delay will vary with input conditions. See page 2-15 for interconnect estimates.



Design Notes:

The ODQFE01M is the output cell of a two cell oscillator circuit. The QI pin is to be connected the QO pin of the IDQS3 oscillator input receiver piece. Two package pins are required to create a complete oscillator.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

ODQFE20M is a fundamental mode, enabled crystal oscillator, output buffer pad piece that runs over a frequency range of 1 MHz - 20 MHz. QI is the input from IDQC3. E is the oscillator high input enable. PADM is the bond pad to the Xtal-out.

Logic Symbol 	Logic Schematic 																		
Truth Table <table><tr><th>PADM</th><th>E</th><th>QI</th></tr><tr><td>H</td><td>L</td><td>X</td></tr><tr><td>H</td><td>H</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr></table>	PADM	E	QI	H	L	X	H	H	L	L	H	H	Pin Loading <table><tr><th></th><th>Load</th></tr><tr><td>E</td><td>7.8 eqI</td></tr><tr><td>QI</td><td>6.1 eqI</td></tr></table>		Load	E	7.8 eqI	QI	6.1 eqI
PADM	E	QI																	
H	L	X																	
H	H	L																	
L	H	H																	
	Load																		
E	7.8 eqI																		
QI	6.1 eqI																		

HDL Syntax

Verilog ODQFE20M *inst_name* (PADM, E, QI);
VHDL..... *inst_name*: ODQFE20M port map (PADM, E, QI);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	79.653	nA
$EQ_{L_{pd}}$	206.8	Eq-load

See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Capacitive Load (pF)				
			15	50	75	100	150 (max)
E	PADM	t_{PLH}	2.818	6.603	9.331	12.071	17.576
		t_{PHL}	1.569	3.959	5.677	7.397	10.826
QI	PADM	t_{PLH}	2.272	6.090	8.834	11.570	16.995
		t_{PHL}	1.616	4.021	5.741	7.462	10.905

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Design Notes:

The ODQFE20M is the output cell of a two cell oscillator circuit. The QI pin is to be connected the QO pin of the IDQC3 oscillator input receiver piece. Two package pins are required to create a complete oscillator.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

ODQTE60M is an enabled crystal oscillator, output driver pad piece that runs over a frequency range of 20 - 60 MHz. QI is the input from the IDQC3. E is the oscillator high input enable. PADM is the bond pad to Xtal-out.

Logic Symbol ODQTE60M	Logic Schematic Xtal-in QC E ODQTE60M QC QO Xtal-out																		
Truth Table <table><tr><th>PADM</th><th>E</th><th>QI</th></tr><tr><td>H</td><td>L</td><td>X</td></tr><tr><td>H</td><td>H</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr></table>	PADM	E	QI	H	L	X	H	H	L	L	H	H	Pin Loading <table><tr><th></th><th>Load</th></tr><tr><td>E</td><td>7.8 eqI</td></tr><tr><td>QI</td><td>6.1 eqI</td></tr></table>		Load	E	7.8 eqI	QI	6.1 eqI
PADM	E	QI																	
H	L	X																	
H	H	L																	
L	H	H																	
	Load																		
E	7.8 eqI																		
QI	6.1 eqI																		

HDL Syntax

Verilog ODQTE60M *inst_name* (PADM, E, QI);

VHDL..... *inst_name*: ODQTE60M port map (PADM, E, QI);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	79.653	nA
EQL_{pd}	217.2	Eq-load

See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Capacitive Load (pF)				
From	To		15	50	100	200	300 (max)
E	PADM	t_{PLH}	1.857	3.756	6.472	11.907	17.342
		t_{PHL}	0.974	2.132	3.834	7.281	10.705
QI	PADM	t_{PLH}	1.266	3.177	5.879	11.296	16.727
		t_{PHL}	0.994	2.213	3.926	7.343	10.763

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


Design Notes:

The ODQTE60M is the output cell of a two cell oscillator circuit. The QI pin is to be connected the QO pin of the IDQC3 oscillator input receiver piece. Two package pins are required to create a complete oscillator.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

ODQXXX00 is a non-buffered, resistive analog crystal oscillator output pad piece with ESD protection.

Logic Symbol	Truth Table	Pin Loading										
ODQXXX00 	<table><tr><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	A	PADM	L	L	H	H	<table><tr><th></th><th>Load</th></tr><tr><td>A</td><td>2.2 eqI</td></tr></table>		Load	A	2.2 eqI
A	PADM											
L	L											
H	H											
	Load											
A	2.2 eqI											

HDL Syntax

Verilog ODQXXX00 *inst_name* (PADM, A);

VHDL..... *inst_name*: ODQXXX00 port map (PADM, A);

Power Characteristics


Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	77.055	nA
EQL_{pd}	178.2	Eq-load

See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

ODVHXExx is a family of high performance, 8 to 16 mA, non-inverting, LVTTTL-level, tristate output buffer piece with active low enable.

Logic Symbol	Truth Table												
ODVHXExx 	<table><tr><th>EN</th><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>Z</td></tr></table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODVHXExx *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODVHXExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load		
	ODVHXE08	ODVHXE12	ODVHXE16
A (eq-load)	16.9	16.9	16.9
EN (eqI)	12.3	12.3	12.3
PADM (pF)	4.70	4.71	4.71

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODVHXE08	4	95.208	249.1
ODVHXE12	12	95.208	269.9
ODVHXE16	16	95.208	290.9

a. See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Cell	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	0.601 0.664	1.396 1.381	2.536 2.405	4.800 4.446	7.044 6.496
	From: EN To: PADM	t_{HZ} t_{LZ} t_{ZH} t_{ZL}	0.666 0.244 0.698 0.680	1.482 1.404	2.617 2.427	4.879 4.470	7.130 6.521
Cell	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	0.519 0.602	1.047 1.076	1.797 1.748	3.298 3.096	4.801 4.449
	From: EN To: PADM	t_{HZ} t_{LZ} t_{ZH} t_{ZL}	0.809 0.294 0.599 0.559	1.134 1.070	1.882 1.762	3.378 3.111	4.891 4.465
Cell	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	0.502 0.578	0.880 0.963	1.428 1.482	2.559 2.478	3.677 3.515
	From: EN To: PADM	t_{HZ} t_{LZ} t_{ZH} t_{ZL}	0.956 0.342 0.565 0.585	0.970 0.949	1.538 1.468	2.667 2.500	3.789 3.511

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell		
From	To		ODVHXE08	ODVHXE12	ODVHXE16
EN	PADM	t_{HZ}	0.666	0.809	0.956
		t_{LZ}	0.244	0.294	0.342

AMI350XXPR 0.35 micron CMOS Pad Library

Description

ODVHXXxx is a family of high performance, 8 to16 mA, non-inverting, LVTTTL-level output buffer pieces.

Logic Symbol	Truth Table						
	<table> <tr> <th>A</th><th>PADM</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODVHXXxx *inst_name* (PADM, A);
VHDL..... *inst_name*: ODVHXXxx port map (PADM, A);

Pin Loading

Pin Name	Load		
	ODVHXX08	ODVHXX12	ODVHXX16
A (eq-load)	18.4	18.4	18.4

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODVHXX08	4	92.611	230.2
ODVHXX12	12	92.611	251.0
ODVHXX16	16	92.611	272.0

a. See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Output Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODVHXX08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.603	1.384	2.510	4.780	7.024
	To: PADM	t_{PHL}	0.576	1.300	2.311	4.343	6.410
ODVHXX08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.603	1.384	2.510	4.780	7.024
	To: PADM	t_{PHL}	0.576	1.300	2.311	4.343	6.410
ODVHXX16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.400	0.801	1.367	2.492	3.615
	To: PADM	t_{PHL}	0.445	0.821	1.328	2.352	3.369

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

ODVSXExx is a family of 4 to 16 mA, non-inverting, LVTTTL-level, tristate output buffer pieces with active low enables and controlled slew rate outputs.

Logic Symbol	Truth Table												
ODVSXExx EN A SL PADM	<table><tr><th>EN</th><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>Z</td></tr></table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODVSXExx *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODVSXExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load			
	ODVSXE04	ODVSXE08	ODVSXE12	ODVSXE16
A (eq-load)	2.7	2.7	2.7	2.7
EN (eq-load)	8.7	8.7	8.7	8.7
PADM (pF)	4.70	4.70	4.70	4.70

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ODVSXE04	4	108.888	266.9
ODVSXE08	8	108.888	286.7
ODVSXE12	12	108.888	307.1
ODVSXE16	16	108.888	327.6

a. See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODVSXE04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	2.390	5.604	10.064	18.688	27.070
	To: PADM	t_{PHL}	2.217	5.092	9.208	17.454	25.679
	From: EN	t_{ZH}	2.252	5.453	9.895	18.513	26.908
ODVSXE08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	2.098	3.092	5.365	9.876	14.235
	To: PADM	t_{PHL}	2.175	3.605	5.660	9.753	13.855
	From: EN	t_{ZH}	1.305	2.919	5.228	9.713	14.063
ODVSXE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.212	2.318	3.788	6.849	9.805
	To: PADM	t_{PHL}	1.197	2.133	3.485	6.207	8.911
	From: EN	t_{ZH}	1.091	2.154	3.669	6.669	9.692
ODVSXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.131	1.923	3.053	5.310	7.568
	To: PADM	t_{PHL}	1.131	1.835	2.860	4.938	6.940
	From: EN	t_{ZH}	0.968	1.768	2.901	5.144	7.417
ODVSXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	To: PADM	t_{ZL}	0.976	1.701	2.721	4.769	6.812

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell			
From	To		ODVSXE04	ODVSXE08	ODVSXE12	ODVSXE16
EN	PADM	t_{HZ}	0.363	0.417	0.468	0.525
		t_{LZ}	0.484	0.538	0.592	0.642

AMI350XXPR 0.35 micron CMOS Pad Library

Description

ODVSXNxx is a family of 4 to 16 mA, non-inverting, LVTTTL-level, output buffer pieces with N-channel open-drains (pull-down) and controlled slew rate outputs.

Logic Symbol	Truth Table						
	<table> <tr> <th>A</th><th>PADM</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>Z</td></tr> </table> Z = High Impedance	A	PADM	L	L	H	Z
A	PADM						
L	L						
H	Z						

HDL Syntax

Verilog ODVSXNxx inst_name (PADM, A);

VHDL..... inst_name: ODVSXNxx port map (PADM, A);

Pin Loading

Pin Name	Load			
	ODVSXN04	ODVSXN08	ODVSXN12	ODVSXN16
A (eq-load)	10.5	10.5	10.5	10.5
PADM (pF)	4.70	4.70	4.70	4.70

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODVSXN04	4	92.610	211.1
ODVSXN08	8	92.610	220.2
ODVSXN12	12	92.610	229.9
ODVSXN16	16	92.610	238.9

a. See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Cell	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZL}				
ODVSXN04			1.762	4.649	8.767	17.002	25.238
ODVSXN08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZL}	0.899	2.383	4.445	8.531
ODVSXN12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZL}	0.720	1.661	3.012	5.719
ODVSXN16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZL}	0.583	1.308	2.336	4.381

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell			
From	To		ODVSXN04	ODVSXN08	ODVSXN12	ODVSXN16
A	PADM	t_{LZ}	0.435	0.469	0.501	0.538

AMI350XXPR 0.35 micron CMOS Pad Library

Description

ODVSXXxx is a family of 4 to 16 mA, non-inverting, LVTTTL-level, output buffer pieces with controlled slew rate outputs.

Logic Symbol	Truth Table						
	<table> <tr> <th>A</th><th>PADM</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODVSXXxx inst_name (PADM, A);

VHDL..... inst_name: ODVSXXxx port map (PADM, A);

Pin Loading

Pin Name	Load			
	ODVSXX04	ODVSXX08	ODVSXX12	ODVSXX16
A (eq-load)	11.3	11.3	11.3	11.3

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODVSXX04	4	100.389	241.2
ODVSXX08	8	100.389	261.0
ODVSXX12	12	100.389	281.4
ODVSXX16	16	100.389	301.9

a. See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


ODVSXX04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.954	5.098	9.629	18.731	27.815
	To: PADM	t_{PLH}	1.799	4.682	8.834	17.101	25.281
ODVSXX08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.096	2.654	4.902	9.423	13.946
	To: PADM	t_{PLH}	1.054	2.489	4.534	8.617	12.728
ODVSXX12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.838	1.854	3.347	6.363	9.360
	To: PADM	t_{PLH}	0.851	1.793	3.144	5.853	8.564
ODVSXX16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.702	1.468	2.595	4.854	7.104
	To: PADM	t_{PLH}	0.756	1.454	2.470	4.517	6.568

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

ODVXXExx is a family of 1 to 16 mA, non-inverting, LVTTTL-level, tristate output buffer pieces with active low enables.

Logic Symbol	Truth Table												
	<table><tr><th>EN</th><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>Z</td></tr></table> Z = High Impedance	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODVXXExx *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODVXXExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load					
	ODVXXE01	ODVXXE02	ODVXXE04	ODVXXE08	ODVXXE12	ODVXXE16
A (eq-load)	6.6	9.5	9.5	2.6	2.6	2.6
EN (eq-load)	4.7	6.3	6.3	6.5	6.5	6.5
PADM (pF)	4.70	4.70	4.70	4.70	4.71	4.71

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODVXXE01	1	82.962	194.9
ODVXXE02	2	86.468	204.8
ODVXXE04	4	86.468	215.2
ODVXXE08	8	102.215	267.5
ODVXXE12	12	102.215	288.2
ODVXXE16	16	102.215	309.3

a. See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODVXXE01	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A	t_{PLH}	3.894	5.672	7.474	10.221	14.891
	To: PADM	t_{PHL}	3.694	5.362	7.029	9.509	13.583
	From: EN	t_{ZH}	3.902	5.743	7.581	10.334	14.913
ODVXXE02	To: PADM	t_{ZL}	3.762	5.360	6.956	9.399	13.623
	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A	t_{PLH}	2.018	5.151	7.433	9.717	14.246
	To: PADM	t_{PHL}	1.922	4.828	6.905	8.967	13.048
ODVXXE04	From: EN	t_{ZH}	2.100	5.283	7.577	9.862	14.373
	To: PADM	t_{ZL}	1.948	4.839	6.903	8.963	13.068
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.107	2.727	4.996	9.476	14.048
ODVXXE08	To: PADM	t_{PHL}	1.193	2.634	4.708	8.846	12.939
	From: EN	t_{ZH}	1.250	2.820	5.066	9.609	14.117
	To: PADM	t_{ZL}	1.192	2.665	4.766	8.842	12.997
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODVXXE12	From: A	t_{PLH}	1.234	1.806	2.911	5.190	7.449
	To: PADM	t_{PHL}	0.920	1.619	2.667	4.728	6.732
	From: EN	t_{ZH}	0.880	1.657	2.789	5.068	7.298
	To: PADM	t_{ZL}	0.843	1.562	2.587	4.634	6.676
ODVXXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.878	1.407	2.167	3.674	5.166
	To: PADM	t_{PHL}	0.764	1.241	1.929	3.297	4.638
	From: EN	t_{ZH}	0.733	1.253	2.012	3.527	5.016
ODVXXE16	To: PADM	t_{ZL}	0.777	1.251	1.931	3.295	4.662
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.842	1.243	1.809	2.935	4.064
	To: PADM	t_{PHL}	0.865	1.183	1.691	2.729	3.738
ODVXXE16	From: EN	t_{ZH}	0.709	1.111	1.678	2.804	3.932
	To: PADM	t_{ZL}	0.703	1.094	1.630	2.656	3.696

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPR 0.35 micron CMOS Pad Library

Tristate Timing


Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell					
From	To		ODVXXE01	ODVXXE02	ODVXXE04	ODVXXE08	ODVXXE12	ODVXXE16
EN	PADM	t_{HZ}	0.647	0.528	0.652	0.395	0.452	0.512
		t_{LZ}	0.215	0.194	0.255	0.474	0.529	0.581

AMI350XXPR 0.35 micron CMOS Pad Library

Description

ODVXXNxx is a family of 1 to 16 mA, non-inverting, LVTTTL-level, output buffer pieces with N-channel, open-drains (pull-down).

Logic Symbol	Truth Table						
	<table> <tr> <th>A</th><th>PADM</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>Z</td></tr> </table> Z = High Impedance	A	PADM	L	L	H	Z
A	PADM						
L	L						
H	Z						

HDL Syntax

Verilog ODVXXNxx inst_name (PADM, A);

VHDL..... inst_name: ODVXXNxx port map (PADM, A);

Pin Loading

Pin Name	Load					
	ODVXXN01	ODVXXN02	ODVXXN04	ODVXXN08	ODVXXN12	ODVXXN16
A (eq-load)	4.9	4.9	4.9	10.1	10.1	10.1
PADM (pF)	4.70	4.70	4.70	4.70	4.70	4.70

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODVXXN01	1	79.648	182.9
ODVXXN02	2	79.648	185.3
ODVXXN04	4	79.648	190.4
ODVXXN08	8	84.833	201.1
ODVXXN12	12	84.833	210.6
ODVXXN16	16	84.833	220.1

a. See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODVXXN01	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A To: PADM	t_{ZL}	3.444	5.065	6.724	9.213	13.312
ODVXXN02	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A To: PADM	t_{ZL}	1.797	4.682	6.750	8.813	12.916
ODVXXN04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{ZL}	1.028	2.470	4.538	8.651	12.774
ODVXXN08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{ZL}	0.555	1.264	2.290	4.333	6.381
ODVXXN12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{ZL}	0.452	0.938	1.618	2.963	4.322
ODVXXN16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{ZL}	0.416	0.781	1.297	2.323	3.334

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell					
From	To		ODVXXN01	ODVXXN02	ODVXXN04	ODVXXN08	ODVXXN12	ODVXXN16
A	PADM	t_{LZ}	0.133	0.160	0.221	0.169	0.211	0.247

AMI350XXPR 0.35 micron CMOS Pad Library

Description

ODVXXXxx is a family of 1 to 16 mA, non-inverting, LVTTTL-level output buffer pieces.

Logic Symbol	Truth Table						
	<table> <tr> <th>A</th><th>PADM</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODVXXXxx inst_name (PADM, A);

VHDL..... inst_name: ODVXXXxx port map (PADM, A);

Pin Loading

Pin Name	Load					
	ODVXXX01	ODVXXX02	ODVXXX04	ODVXXX08	ODVXXX12	ODVXXX16
A (eq-load)	4.9	4.9	7.4	10.1	10.1	10.1

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODVXXX01	1	79.649	188.6
ODVXXX02	2	79.649	193.8
ODVXXX04	4	82.241	204.4
ODVXXX08	8	84.834	226.6
ODVXXX12	12	84.834	247.3
ODVXXX16	16	84.834	268.3

a. See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


ODVXXX01	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A	t_{PLH}	3.707	5.578	7.433	10.191	14.736
ODVXXX02	To: PADM	t_{PHL}	3.532	5.178	6.825	9.296	13.413
	Capacitive Load (pF)		15	50	75	100	150 (max)
ODVXXX04	From: A	t_{PLH}	2.016	5.175	7.442	9.716	14.278
	To: PADM	t_{PHL}	1.990	4.869	6.945	9.014	13.098
ODVXXX08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.026	2.623	4.897	9.412	13.941
ODVXXX12	To: PADM	t_{PHL}	1.055	2.515	4.580	8.687	12.813
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODVXXX16	From: A	t_{PLH}	0.625	1.405	2.535	4.799	7.047
	To: PADM	t_{PHL}	0.663	1.383	2.419	4.462	6.502
ODVXXX16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.545	1.062	1.812	3.329	4.822
ODVXXX16	To: PADM	t_{PHL}	0.583	1.079	1.764	3.115	4.470
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODVXXX16	From: A	t_{PLH}	0.543	0.921	1.476	2.601	3.723
	To: PADM	t_{PHL}	0.609	1.005	1.539	2.558	3.582

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

PLD3 is an active pull-down buffer piece.

Logic Symbol	Truth Table	Pin Loading
	N/A	N/A

HDL Syntax

Verilog PLD3 *inst_name* (PADM);

VHDL..... *inst_name*: PLD3 port map (PADM);

Power Characteristics


Parameter	Value	Units
Static I_{DD} ($T_J = 85^{\circ}C$)	2.603	nA
EQL_{pd}	186.7	Eq-load

See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

PLP3 is a programmable pull-up/pull-down buffer piece.

Logic Symbol	Truth Table	Pin Loading																					
PLP3 	<table><tr><th>MA</th><th>MB</th><th>PADM Function</th></tr><tr><td>L</td><td>L</td><td>Pull-down</td></tr><tr><td>H</td><td>H</td><td>Pull-up</td></tr><tr><td>H</td><td>L</td><td>Tristate</td></tr><tr><td>L</td><td>H</td><td>Tristate</td></tr></table>	MA	MB	PADM Function	L	L	Pull-down	H	H	Pull-up	H	L	Tristate	L	H	Tristate	<table><tr><th></th><th>Load</th></tr><tr><td>MA</td><td>2.3 eqI</td></tr><tr><td>MB</td><td>1.9 eqI</td></tr></table>		Load	MA	2.3 eqI	MB	1.9 eqI
MA	MB	PADM Function																					
L	L	Pull-down																					
H	H	Pull-up																					
H	L	Tristate																					
L	H	Tristate																					
	Load																						
MA	2.3 eqI																						
MB	1.9 eqI																						

HDL Syntax

Verilog PLP3 *inst_name* (PADM, MA, MB);

VHDL..... *inst_name*: PLP3 port map (PADM, MA, MB);

Power Characteristics


Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	2.603	nA
$EQ_{L_{pd}}$	183.4	Eq-load

See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

PLU3 is an active pull-up buffer piece.

Logic Symbol	Truth Table	Pin Loading
PLU3 	N/A	N/A

HDL Syntax

Verilog PLU3 *inst_name* (PADM);

VHDL..... *inst_name*: PLU3 port map (PADM);

Power Characteristics


Parameter	Value	Units
Static I_{DD} ($T_J = 85^{\circ}C$)	2.603	nA
EQL_{pd}	186.6	Eq-load

See page 2-13 for power equation.

AMI350XXPR 0.35 micron CMOS Pad Library

Description

PWRPAD is a generic power pad used to define the connection of a chip power pin to logical buses in the device. For more information on power and ground buses, as well as PWRPAD usage see "Interconnect Load Estimation" on page 2-15.



PWRPAD has the following parameters:

- LVDD: this parameter receives a string value that defines the name of the power supply that PWRPAD drives.
- CONTACT: this parameter receives a string value that defines the logical buses that PWRPAD connects to.

Verilog Syntax

```
defparam SUPPLY_5V.LVDD = "PAD_5V",
        SUPPLY_5V.CONTACT = "IPWR,OPWR1";
PWRPAD SUPPLY_5V (.PADM(VDD_5V));
```

VHDL syntax

```
SUPPLY_5V : PWRPAD generic map (LVDD => "PAD_5V", CONTACT => "IPWR,OPWR1")
    port map (PADM => VDD_5V);
```

Bolt syntax

```
PWRPAD/SUPPLY_5V VDD_5V (LVDD='PAD_5V' CONTACT="IPWR,OPWR1");
```


where:

- SUPPLY_5V is the instance name for PWRPAD
- PAD_5V is the name of the supply
- IPWR, OPWR1 are logical buses (see section ...)
- VDD_5V is the chip port name

AMI350XXPR 0.35 micron CMOS Pad Library

Description

GNDPAD is a generic ground pad used to define the connection of a chip ground pin to logical buses in the device. For more information on power and ground buses, as well as GNDPAD usage see "Interconnect Load Estimation" on page 2-15.



GNDPAD has the following parameters:

- LVSS: this parameter receives a string value that defines the name of the ground that GNDPAD drives.
- CONTACT: this parameter receives a string value that defines the logical buses that GNDPAD connects to.

Verilog syntax

```
defparam GROUND1.LVSS = "VSS",
        GROUND1.CONTACT = "CGND,OGND";
GNDPAD GROUND1 (.PADM(VSS1));
```

VHDL syntax

```
GROUND1 : GNDPAD generic map (LVSS => "VSS", CONTACT => "CGND,OGND")
    port map (PADM => VSS1);
```

Bolt syntax

```
.GNDPAD/GROUND1 VSS1 (LVSS='VSS' CONTACT="CGND,OGND");
```


where:

- GROUND1 is the instance name for GNDPAD
- VSS is the name of the supply
- CGND,OGND are logical buses (see section ...)
- VSS1 is the chip port name

AMI350XXPR 0.35 micron CMOS Pad Library

Description

SHFTOUT is a mixed voltage single output pad piece used for level-shifting from a 2.5V core to a 3.3V pad.

Logic Symbol	Truth Table	Pin Loading										
	<table><tr><th>A</th><th>QA</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	A	QA	L	L	H	H	<table><tr><th></th><th>Load</th></tr><tr><td>A</td><td>4.4</td></tr></table>		Load	A	4.4
A	QA											
L	L											
H	H											
	Load											
A	4.4											

HDL Syntax

Verilog SHFTOUT *inst_name* (QA, A);

VHDL..... *inst_name*: SHFTOUT port map (QA, A);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	8.842	nA
EQL_{pd}	5.8	eql

Propagation Delays

*See note at beginning of section to compute total delay.

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 2.5\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	6	12	17	23 (max)
A		QA	t_{PLH}	0.132	0.177	0.224	0.261	0.304
			t_{PHL}	0.109	0.144	0.181	0.209	0.242

AMI350XXPR 0.35 micron CMOS Pad Library

Description

SHFTOUTT is a mixed voltage dual output pad piece used for level-shifting from a 2.5V core to a 3.3V pad.

Logic Symbol	Truth Table	Pin Loading																										
SHFTOUTT EN A QA QEN	<table><tr><th>A</th><th>EN</th><th>QA</th><th>QEN</th></tr><tr><td>L</td><td>X</td><td>L</td><td>X</td></tr><tr><td>H</td><td>X</td><td>H</td><td>X</td></tr><tr><td>X</td><td>L</td><td>X</td><td>L</td></tr><tr><td>X</td><td>H</td><td>X</td><td>H</td></tr></table>	A	EN	QA	QEN	L	X	L	X	H	X	H	X	X	L	X	L	X	H	X	H	<table><tr><th></th><th>Load</th></tr><tr><td>A(eql)</td><td>3.1</td></tr><tr><td>EN(eql)</td><td>3.1</td></tr></table>		Load	A(eql)	3.1	EN(eql)	3.1
A	EN	QA	QEN																									
L	X	L	X																									
H	X	H	X																									
X	L	X	L																									
X	H	X	H																									
	Load																											
A(eql)	3.1																											
EN(eql)	3.1																											

HDL Syntax

Verilog SHFTOUTT *inst_name* (QA, QEN, A, EN);

VHDL..... *inst_name*: SHFTOUTT port map (QA, QEN, A, EN);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	11.049	nA
EQL_{pd}	6.6	eql

Propagation Delays

*See note at beginning of section to compute total delay.

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 2.5\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	3	6	10	13 (max)
A		QA	t_{PLH}	0.154	0.187	0.231	0.287	0.328
			t_{PHL}	0.130	0.156	0.192	0.236	0.267
EN		QEN	t_{PLH}	0.148	0.178	0.219	0.275	0.320
			t_{PHL}	0.121	0.146	0.183	0.232	0.268