Features

- 300mA/1.8V/2.5V Switching Regulator for Baseband Supply
- 2.8V/80mA LDO for Baseband Pad Supply
- Two 130mA/2.8V Low-noise, High PSRR RF LDO Voltage Regulators
- 130mA/2.7V/2.8V Baseband Low-noise, High PSRR Analog LDO Regulator
- Ultra Low-power RTC LDO Voltage Regulator
- Backup Battery Charger
- Li-Ion or Li-polymer Battery Charger Controller
- Buzzer and Vibrator Drivers
- Charging LED Driver
- Power Management Start-up Controller and Reset Generation
- SIM Level Shifters and SIM 10mA/1.8V/2.8V LDO Voltage Regulator
- Ultra-low Sleep Mode Current Consumption (17 μA typ)
- Over and Under Voltage Protections
- Over Temperature Protection
- Low-power Mode and Sleep Mode
- Straight and Easy Interfacing to any Baseband Controller
- Small 5x5mm, Forty-nine Ball FBGA Package

Description

The AT73C202 is a low-cost, ultra low-power, power and battery management IC designed to interface directly with state-of-the-art cellular phones, for example with 2.5G GSM phones. It includes all required power supplies tailored to be fully compatible with the sub-systems of recent mobile phone chipsets, including the RF, analog and digital (DSP, microcontroller, memories) sections.

The AT73C202 integrates a step-down DC-DC converter that supplies 300 mA with internal switches and two levels of voltage programming for the baseband core (1.8V and 2.5V). A low-power mode is available in order to minimize standby current consumption during the "quiet" transmission periods.

In addition, the AT73C202 includes a lowcost battery charger, using a simple external PNP transistor for Li-Ion or Li-Polymer batteries. Battery operating conditions are maintained within safe limits under hardware control during the start-up procedure (when the phone is turned on or a charger is plugged in). The battery pre-charge is also integrated and self-operated by the AT73C202. On completion the fast charge and end-of-charge procedure is transferred to the baseband software.

The AT73C202 integrates 7 low-dropout linear regulators specifically designed to supply RF (x2), analog, memories, etc. It also includes a back-up battery charger and an ultra low-power regulator dedicated to the baseband real-time clock (RTC) supply during sleep mode.

The hardwired start-up mechanism (power management controller state machine) ensures safe telephone operation during the wake-up and shut-down procedures, and during the multiple real-life operating conditions of a mobile phone (such charger plugin, plug-out, battery plug-in, plug-out, low or dead battery, etc.).

The AT73C202 is packaged into a 49 ball (7x7 matrix), 0.65mm pitch, 5mm x 5mm outline FBGA package.



Power Management for Mobiles (PM)

AT73C202 Power and Battery Management Unit for Cellular Phone

Preliminary







Functional Diagram





AT73C202

Pin Description

 Table 1. AT73C202 Pin Description

Signal	Ball	Туре	Description
		Cha	rger Block
CHG-IN	D2	Power Supply	AC/DC Adapter Input
GATE-CHG	D3	0	External PNP control output
CHG	C3	I	Charger command from Base Band chip
DC-ON	D6	0	AC/DC Adapter detector output
BAT-VOLT	F5	0	Resistance Divider output
FLASH-LED	C1	I	Flash LED input
LED-OUT	C2	0	LED output (Charging phase indicator)
VBAT (V _{BAT1})	E1	Power Supply	Battery Charger
		Powe	r On Block
ON-OFF	D5	I	Key ON/OFF input
UP-ON-OFF	C6	I	Hold the Power ON from Base Band chip
RES-B	F6	0	Reset Open collector Output
AA-GND	E5	Ground	Analog ground
		Baseban	d Supply Block
VIN-REG1 (V _{BAT2})	G6	Power Supply	Input supply for DC/DC converter
LX	F7	0	DC/DC converter Output Inductor
ECO-MODE	G5	I	DC/DC converter Output (Base Band chip Core supply)
V-CORE	G4	0	DC/DC converter Output (Base Band chip Core supply)
GND-REG1	G7	Ground	Ground of DC/DC Converter
VIN-REG2 (V _{BAT3})	A5		Input supply for Base Band LDO
EN-ANA-B	B5	I	Enable the Analog LDO
A-VCC	B4	0	Analog LDO Output (Base Band chip Analog supply)
A-GND	A7	Ground	Ground of A-VCC, V-PAD and RTC LDO
V-PAD	B6	0	Digital LDO Output (Base Band chip Digital PAD supply)
V-RTC	B7	0	Base Band RTC supply output
V-BCK	A6	0	Back-up Battery RTC charger
		RF St	upply Block
VIN-RF (V _{BAT4})	A3	Power Supply	Input supply for RF LDO
EN-RF1	B2	I	Enable LDO RF1
EN-RF2	C4	I	Enable LDO RF2
V-RF1	B1	0	RF1 LDO Output
GND-RF	A2	Ground	Ground of RF1 & RF2 LDO
V-RF2	A1	0	RF2 LDO Output





Table 1. AT73C202 Pin Description (Continued)

Signal	Ball	Туре	Description			
	Vibrator and Buzzer Driver Block					
VIN-VIB (V _{BAT5})	D7	Power Supply	Input Vibrator LDO			
EN-VIB	E6	I	Vibrator driver input (from Base Band chip)			
V-VIB	E7	0	Vibrator LDO Output			
BUZ-IN	C5	I	Buzzer driver input (from Base Band chip)			
BUZ-OUT	B3	0	Buzzer output (connected to the buzzer)			
BUZ-GND	A4	Ground	Ground of Buzzer Output			
		SIM Int	erface Block			
D-VCC	G1	Power Supply	Digital supply for SIM Base Band chip Interface			
SIM-EN	G3	I	Input to Power ON the SIM			
SIM-1V8/2V8	F4	I	Input to select the SIM Level (1.8V or 2.8V)			
RESET-IN	E4	I	Reset Input from base band chip			
CLK-IN	F3	I	Clock Input from base band chip			
DATA-IO	G2	IO	Data Input/Output from base band chip			
SIM-VCC	E3	0	SIM Power Supply (1.8V or 2.8V)			
SIM-RST	F1	0	SIM Reset Output			
SIM-CLK	F2	0	SIM Clock Output			
SIM-IO	E2	IO	SIM Data Input/Output			
		Misc	cellaneous			
CREF	C7	10	Band gap decoupling			
D-GND	D1	Ground	Ground for Digital (Charger, SIM & Vibrator)			
BB1	D4	I	Chip Configuration: BB1 = 0: First Platform BB1 = 1: Second Platform			

Application Schematic









External Components Specifications

Table 2.	External	Component	Specifications
----------	----------	-----------	----------------

Symbol	Parameters
R001	4.7 kΩ, 1/8 W, 0603
R002	4.7 kΩ, 1/8 W, 0603
R003	2 kΩ, 1/8 W, 0603
C001, C003, C004, C005, C006, C007, C010, C012	2.2µF - X5R 6.3V/10%, 0603
C002	22 µF Tantale R, TYPEA
C009, C011, C015	220 nF - X5R 10V/10%, 0603
C008, C013, C016	10 nF - X5R 10V/10%, 0402
C014	10 µF - X5R 6.3V/10%
L001	10 µH
T001	FMMT593 SOT23 PNP

AT73C202

Power ON Control Block	This block generates the Power ON and Power OFF for the AT73C202. Power ON is activated when one of these conditions is true:
	 The AC/DC Charger is plugged (CHG-IN input): the DC-ON pin is then set to high level
	 ON/OFF Key is set to high level, which sets the ON-OFF pin to high level
	UP-ON/OFF is set to high level
	To achieve all Power ON, the conditions below must be true:
	 Battery must be higher than normal operating voltage (V_{BATTERY} > 3.2V)
	 Thermal protection is right (T_J < 120°C)
	When the ON/OFF Key is pressed (tied to V_{BAT}), the POWER-EN goes to high level and activates the Base Band Chip Core Supply. As the Base Band Chip detects the ON/OFF, it must drive UP-ON/OFF to high level in order to maintain the POWER-EN at high level and the ON/OFF key can be released. When the ON/OFF key is pressed again to power off, the base band chip releases the UP-ON/OFF pin to low level.
	Note that UP-ON/OFF can also be generated as a wake-up alarm when the phone is in OFF mode (the UP-ON/OFF pin is supplied by the back-up battery on V-RTC (1.0V to 1.8V).
Charger Controller Block	There are three specific phases of battery charging:
5	• Pre-charge when $V_{BAT} < 3.2V$ with 50 mA pulsed current stopped by either software or hardware if $V_{BAT} > 3.6V$ or the software crashes.
	Fast charge with C _O current by software
	 Pulse charging with C_o current for end of charge by software.
	Note: C _O equals 600 mA when the battery capacity equals 600mAH.
	Fast charging and pulse charging use only one switch. The pre-charging will be done using a pulse charging C_0 during 100 ms each second.
Pre-charging Phase	When the Base Band Chip is powered OFF and battery voltage is under 3.2V, the charge must be performed by the AT73C202. To ensure no damage occurs, the current is limited to 50 mA or nominal capacity divided by 10 (C_0 / 10).
	When the base band chip is powered ON and sets CHG at high level the pre-charge phase is finished.
	In case of a software crash after power on, a watchdog timer of 10s will set the RES-B to "0" and turn off the device.
Pulse & Fast charging	In this phase, the base band chip controls the charge through the CHG pin and monitors the battery voltage and temperature through BAT-VOLT on the AT73C202 and temperature through any available temperature sensor in the battery pack.
	When Battery voltage is under 4.1V, the charger is always active (CHG is high level). As soon as battery voltage exceeds 4.1V, the software enters into a pulse charging phase. The pulse charging stops when battery voltage reaches 4.2V.
FLASH-LED Description	During the pre-charging phase, the phone is OFF. To indicate the pre-charging is cur- rently running, a LED driver (LED-OUT, open drain) is turned on every second for 100ms. During the fast charge and pulse charging, the Baseband can control the LED driver through the FLASH-LED pin.





Absolute Maximum Ratings

Operating Temperature (Industrial)40°C to +85°C
Storage Temperature55°C to + 150°C
Power Supply Input V _{BAT} and VIN-REGX Pins0.3V to +6.5V
Power Supply Input CHG-IN0.3V to +8V
I/O Input (all except to power supply)0.3V to $V_{\text{MAX}}\text{+}0.3$

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

 Table 3. Recommended Operating Conditions

Parameter	Conditions	Min	Maw	Unit
Operating Temperature		-40	85	°C
Power Supply Input	V_{BAT} and $V_{\text{IN}}\text{-}\text{REGX}$ pins	3.0	4.5	V
Power Supply Input	CHG-IN	4.6	5.5	V

Power Supply Current Consumption

— · · · ·		· • · ·		
Table 4.	Power Supply Curre	ent Consumption on	V _{BAT} (Fully Ch	arged Backup Battery)

Mode	Condition	Тур	Max	Unit
MODE1 (sleep)	1.2V < V _{BAT} < 2.5V	6.8	8	μA
MODE2 (sleep)	2.5 V <v<sub>BAT < 3.2 V</v<sub>	17	28.4	μA
MODE3 (sleep)	3.2 V < V _{BAT} < 4.6 V and Power OFF	17	28.4	μA
MODE4 (standby) (Idle without RX or TX burst)	$3.2~\mathrm{V} < \mathrm{V}_\mathrm{BAT} < 4.6~\mathrm{V}$ and Power ON	57.5	81.4	μA

Electrical Characteristics

Charger Interface +85°C General conditions unless otherwise noted: $V_{IN} = V_{IN(min)}$ to $V_{IN(max)}$, $T_{AMB} = -40$ °C to

Table 5. Charger Interface Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		GATE-CHG External Transis	stor			
I _{SINK}	Sink Current		25	30	45	mA
		Internal Timer Source (second s	olution)			
T _{ON}	ON Time	External Transistor is Closed	60	80	100	ms
Т	Period		0.9	1	1.1	s
		CHG-IN Input Supply				
V _{IN}	Input Voltage		4.6		5.5	V

V-CORE DC to DC

 T_{AMB} = -20°C to 85°C, V_{BAT} = 3V to 4.2V unless otherwise specified.

 C_{OUT} = 22 μF Tantalum, L_{OUT} = 10 $\mu H.$

Table 6. V-CORE⁽¹⁾ DC to DC Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OUT} ⁽¹⁾	Output Voltage	PWM Mode (BB1 = 1, ECO-MODE = 0)	1.80	1.90	2.0	V
V _{OUT}	Output Voltage	PWM Mode (BB1 = 1, ECO-MODE = 0)	2.45	2.50	2.55	V
I _{OUT} ⁽¹⁾	Output Current	PWM Mode (ECO-MODE = 0)		150	300	mA
I _{OFF}	Standby Current			0.1	1	μA
E _{FF}	Efficiency	I _{OUT} = 10 mA to 200 mA @1.9V		90		%
ΔV_{DCLD}	Static Load Regulation	PWM Mode (10% to 90% of I _{OUT(MAX)}		50		mV
ΔV_{TRLD}	transient Load Regulation	PWM Mode (10% to 90% of $I_{OUT(MAX)}$, $T_R = T_F = 5\mu s$		50		mV
ΔV_{DCLE}	Static Line Regulation	PWM Mode (10% to 90% of I _{OUT(MAX)} , 3.2V to 4.2V)		20		mV
ΔV_{TRLE}	transient Line Regulation	PWM Mode (10% to 90% of I _{OUT(MAX)} , 3.2V to 4.2V)		35		mV
V _{OUT}	Output Voltage	LDO Mode (BB1 = 0, ECO-MODE = 1)	1.75	1.85	1.95	V
V _{OUT}	Output Voltage	LDO Mode (BB1 = 1, ECO-MODE = 1)	2.35	2.40	2.45	V
I _{OUT}	Output Current	LDO Mode (ECO-MODE = 1)			10	mA
V _{DROP}	Dropout Voltage	LDO Mode (ECO-MODE = 1)			400	mV





Table 6. V-C	ORE ⁽¹⁾ DC to DC Electri	ical Characteristics (Continued)
--------------	-------------------------------------	----------------------------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{QC}	Quiescent Current	LDO Mode (ECO-MODE = 1)		11	14	μA
ΔV_{DCLD}	Static Load Regulation	LDO Mode (0 to 10 mA)			50	mV
ΔV_{TRLD}	transient Load Regulation	LDO Mode (0 to 10 mA), $T_R = T_F = 5\mu s$			10	mV
ΔV_{DCLE}	Static Line Regulation	LDO Mode (3.2V to 4.2V)			8	mV
ΔV_{TRLE}	transient Line Regulation	LDO Mode (3.2V to 4.2V)			15	mV
PSRR	Ripple Rejection	LDO Mode up to 1 KHz	40	45		dB
ΔV_{LPFP}	Overshoot Voltage	Voltage drop from LDO (LP) to DC-DC(FP)		0	10	mV
ΔV_{FPLP}	Undershoot Voltage	Voltage drop from DC-DC (FP) to LDO (LP)	-15	0		mV

Note: 1. V_{OUT} and I_{OUT} refer to V-CORE.

Table 7. V-CORE DC to DC External Components

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
C _{OUT}	Output Capacitor Value		17	22	26	μF
C _{ESR}	Output Capacitor ESR				100	mΩ
L _{OUT}	Output Inductor Value		8	10	12	μH
L _{ESR}	Output Inductor ESR	At 100 KHz			1.1	Ω

A-VCC – Analog $T_{AMB} = -20$ °C to 85 °C, $V_{BAT} = 3V$ to 4.2V unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{BAT}	Operating Supply Voltage	All V _{IN} , All T °C, Line, Load	3		5.5	V
V _{OUT} ⁽¹⁾	Output Voltage	BB1 = 0	2.65	2.7	2.75	V
V _{OUT}	Output Voltage	BB1 = 1	2.75	2.80	2.85	V
V _{INT}	Internal Supply Voltage		2.4		2.6	V
I _{OUT} ⁽¹⁾	Output Current			80	130	mA
I _{QC}	Quiescent Current			195	236	μΑ
DV _{OUT}	Line Regulation	V _{BAT} : 3V to 3.4V, I _{OUT} = 130 mA		3		mV
DV _{PEAK}	Line Regulation Transient	Same as above, $T_R = T_F = 5 \ \mu s$		4		mV
DV _{OUT}	Load Regulation	10% - 90% I _{OUT} , V _{BAT} = 3V		10		mV
		10% - 90%I _{OUT} , V _{BAT} = 5.0V		15		mV
		10% - 90% I _{OUT} , V _{BAT} = 5.5V		15		mV
DV _{PEAK}	Load Regulation Transient	Same as above, $T_R = T_F = 5 \ \mu s$		15		mV
PSRR	Ripple rejection	$F = 217Hz - V_{BAT} = 3.6V$		70		dB
V _N	Output Noise	BW: 10 Hz to 100 kHz		29		μV _{RMS}
T _R	Rise Time	100% I _{OUT} , 10% - 90% V _{OUT}			50	μs
T _F	Fall Time					
I _{SD}	Shut Down Current				1	μA

Note: 1. $V_{\text{OUT}} \text{ and } I_{\text{OUT}}$ refer to A-VCC.

Table 9. A-VCC – Analog External Components

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
C _{OUT}	Output Capacitor Value		1.98	2.2	2.42	μF
C _{ESR}	Output Capacitor ESR	100 KHz			50	mΩ





V-PAD – PAD Supply $T_{AMB} = -20^{\circ}C$ to 85°C, $V_{BAT} = 3V$ to 4.2V unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OUT} ⁽¹⁾	Output Voltage Full Power Mode		2.74	2.8	2.86	V
I _{OUT} ⁽¹⁾	Output Current Full Power Mode			50	80	mA
I _{OUT}	Output Current Low Power Mode				10	mA
I _{QC}	Quiescent Current FP Mode		25	30	36	μA
I _{QC}	Quiescent Current LP Mode		9.75	11.5	13.75	μA
DV _{OUT}	Line Regulation FP Mode	V _{BAT} : 3.4V to 3V, I _{OUT} = 80 mA			1	mV
DV _{PEAK}	Line Regulation Transient FP Mode	V_{BAT} : from 5V to 5.4V and from 3.4V to 3V, I _{OUT} = 80 mA, T _R = T _F = 5 µs			3	mV
DV _{OUT}	Line Regulation LP Mode	V_{BAT} : 3.4V to 3V, $I_{OUT} = 5 \text{ mA}$			3	mV
DV _{PEAK}	Line Regulation Transient LP Mode	V_{BAT} : from 5V to 5.4V and from 3.4V to 3V, I _{OUT} = 5 mA, T _R = T _F = 5 µs			4	mV
DV _{OUT}	Load Regulation FP Mode	from 0 to 80mA & from 90% to 10% $I_{OUT(MAX)}, V_{BAT} = 3.4V$			5 (4 at 5.5V)	mV
DV _{PEAK}	Load Regulation Transient FP Mode	from 0 to $I_{OUT(MAX)}$ & from 90% to 10% $I_{OUT(MAX)}$, $T_R = T_F = 5 \ \mu s$, $V_{BAT} = 3.4V$			23	mV
DV _{OUT}	Load Regulation LP Mode	from 0 to 80mA & from 90% to 10% $I_{OUT(MAX)}, V_{BAT} = 3.4V$			5 (10 at 5.5V)	mV
PSRR	Ripple Rejection	F = 217Hz	40	45		dB
V _N	Output Noise FP mode	BW: 10 Hz to 100 kHz			80	μV_{RMS}
V _N	Output Noise LP Mode	BW: 10 Hz to 100 kHz			300	μV_{RMS}
T _R	Rise Time FP	$I_{OUT} = I_{OUT(MAX)}$	70		130	μs
T _R	Rise Time LP	$I_{OUT} = I_{OUT(MAX)}$	50		170	μs
I _{SD}	Shut Down Current				1	μA
V _{BAT}	Operating Supply Voltage		3		5.5	V
V _{SAUV}	Internal Operating Supply Voltage		2.74	2.8	2.86	V
I _{sc}	Short Circuit Current			50	80	mA

Table 10. V-PAD⁽¹⁾– PAD Supply Electrical Characteristics

Note: 1. V_{OUT} and I_{OUT} refer to V-PAD.

Table 11.	V-PAD – PAD Supply External Components
-----------	--

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
C _{OUT}	Output Capacitor Value		1.98	2.2	2.42	μF
C _{ESR}	Output Capacitor ESR	100 KHz			50	mΩ

Backup Battery LDO $T_{AMB} = -20^{\circ}C \text{ to } 85^{\circ}C, V_{BAT} = 3^{\circ}$ (V-BCK)

 T_{AMB} = -20°C to 85°C, V_{BAT} = 3V to 4.2V unless otherwise specified.

Table 12.	Backup Battery LDO	(V-BCK) ⁽¹⁾ Electrical Characteristics
-----------	--------------------	---

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OUT} ⁽¹⁾	Output Voltage	BB1 = 0	2.4	2.45	2.50	V
V _{OUT} ⁽¹⁾	Output Voltage	BB1 = 1	2.65	2.7	2.75	V
I _{OUT} ⁽¹⁾	Output Current			2	5	mA
V _{DROP}	Dropout Voltage				50	mV
I _{QC}	Quiescent Current		4.8	6.6	9.7	μA
PSRR	Ripple Rejection			40		dB
T _R	Rise Time		110		320	μs

Note: 1. V_{OUT} and I_{OUT} refer to V-BCK.

Table 13. Backup Battery LDO (V-BCK) External Components

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
C _{OUT}	Output Capacitor Value		1.98	2.2	2.42	μF
C _{ESR}	Output Capacitor ESR	100 KHz			100	mΩ

RTC LDO (V-RTC) $T_{AMB} = -20^{\circ}C$ to 85°C, $V_{BAT} = 3V$ to 4.2V unless otherwise specified.

Table 14. RTC LDO (V-RTC)⁽¹⁾ Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OUT} ⁽¹⁾	Output Voltage	BB1 = 0	1.45	1.50	1.55	V
		BB1 = 1 (not used)				
I _{OUT} ⁽¹⁾	Output Current				0.5	mA
V _{DROP}	Dropout Voltage				50	mV
I _{QC}	Quiescent Current		4.8	6.6	9.7	μA
I _{SD}	Shutdown Current			0.1	1	μA
PSRR	Ripple Rejection			40		dB
T _R	Rise time		110		320	μs

Note: 1. V_{OUT} and I_{OUT} refer to V-RTC

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
C _{OUT}	Output Capacitor Value		198	220	242	nF
C _{ESR}	Output Capacitor ESR	100 KHz			100	mΩ





RF LDOs (V-RF1 and V-RF2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{BAT}	Operating Supply Voltage	All V _{IN} , All T°C, Line, Load	3		5.5	V
V _{INT}	Operating Internal Supply Voltage		2.4	2.5	2.6	V
V _{OUT} ⁽¹⁾	Output Voltage		2.74	2.8	2.86	V
I _{OUT} ⁽¹⁾	Output Current			80	130	mA
I _{QC}	Quiescent Current			195	236	μA
DV _{OUT}	Line Regulation	V _{BAT} : 3V to 3.4V, I _{OUT} = 130 mA		3	2	mV
DV _{PEAK}	Line Regulation Transient	Same as above, T _R = T _F = 5 µs		4	2.85	mV
DV _{OUT}	Load Regulation	10% - 90% I _{OUT} , V _{BAT} = 3V		10	1	mV
		10% - 90% I _{OUT} , V _{BAT} = 5.0V		15	1	mV
		10% - 90% I _{OUT} , V _{BAT} = 5.5V		15	1	mV
DV _{PEAK}	Load Regulation Transient	Same as above, T _R = T _F = 5 µs		1.2	2.4	mV
PSRR	Ripple Rejection	F=217Hz – V _{BAT} = 3.6V	70	73		dB
V _N	Output Noise	BW: 10 Hz to 100 kHz		29	37	μV _{RMS}
T _R	Rise Time	100% I _{OUT} , 10% - 90% V _{OUT}			50	μs
I _{SD}	Shut Down Current				1	μA

Table 16. RF LDOs (V-RF1 and V-RF2)⁽¹⁾ Electrical Characteristics

Note: 1. V_{OUT} and I_{OUT} refer to V-RF1/V-RF2.

Table 17. RF LDOs (V-RF1 and V-RF2) External Components

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
C _{OUT}	Output Capacitor Value		1.98	2.2	2.42	μF
C _{ESR}	Output Capacitor ESR	100 KHz			50	mΩ

Buzzer Open Drain +85°C General Conditions (unless otherwise noted): $V_{IN} = V_{IN(min)}$ to $V_{IN(max)}$, $T_A = -40$ °C to

 Table 18.
 Buzzer Open Drain Electrical Characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OL} ⁽¹⁾	Low Output Voltage	I _{OL} = 100 mA			0.4	V
I _{OL} ⁽¹⁾	Low Output Current				100	mA
T _{ON} ⁽¹⁾	Turn-on Time				10	μs
T _{OFF} ⁽¹⁾	Turn-off Time				10	μs

Note: 1. V_{OL} , I_{OL} , I_{OH} , T_{ON} and T_{OFF} refer to Buz-Out.

Vibrator

General Conditions (unless otherwise noted): $V_{IN} = V_{IN(min)}$ to $V_{IN(max)}$, $T_A = -40$ °C to +85°C, $C_{OUT} = 2.2\mu$ F to Y5V.

 Table 19.
 Vibrator Electrical Characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OUT} ⁽¹⁾	Output Voltage		2.74	2.80	2.86	V
I _{OUT} ⁽¹⁾	Output Current			100		mA
V _{DROP}	Dropout Voltage				280	mV
I _{QC}	Quiescent Current			195	236	μA

Note: 1. V_{OUT} and I_{OUT} refer to V-VIB.





Digital Pin Parameters

Conditions: T_{AMB} = -20°C to 85°C, V_{BAT} = 3V to 4.2V unless otherwise specified

Table 20. Digital Pins.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		DC-ON				
V _{OL}	Output Low Voltage			GND		
V _{он}	Output High Voltage			V-PAD		
I _{он}	Output Current			1		mA
I _{OL}	Output Current			1		mA
I _{он}	Leakage Current				1	μA
		ON/OFF			1	
V _{IH}	High input voltage	I _{IH(Max)} = 20 μA	0.7x V _{BAT}	V _{BAT}		V
V _{IL}	Low input voltage	I _{IL(Max)} = 20 μA		GND	0.3 x V _{BAT}	V
IL	Low input current				0.1	μA
н	High input current				0.1	μA
		UP-ON/OFF			,	
V _{IH}	High input voltage	I _{IH(Max)} = 20 μA	0.7x V _{RTC}	V-BCK		V
V _{IL}	Low input voltage	I _{IL(Max)} = 20 μA		GND	0.3x V _{RTC}	V
IL	Low input current				0.1	μA
Ін	High input current				0.1	μA
		ECO-MODE				
V _{IH}	High input voltage		1.5	V-PAD		V
V _{IL}	Low input voltage	I _{IL(Max)} = 20 μA		GND	0.6	V
IL	Low input current				0.1	μA
IIH	High input current				0.1	μA
		RES-B ⁽¹⁾				
V _{OL}	Output Low Voltage	I_{OL} =1 mA and $V_{PAD} = V_{PAD(MAX)}$			0.2	V
он	Output Leakage Current			0.1	1	μA
OL	Output Current				1	mA
T _{RESET}	Output Delay Time		20		100	ms
I _{SS}	Supply Current			4	5	μA
OFF	Standby Current			0.1	1	μA
		CHG				
V _{IL}	Input Low Voltage			GND	0.6	V
V _{IH}	Input High Voltage		1.5	V-PAD		V
IL	Input Low Current				0.1	μA
Ін	Input High Current				0.1	μA
R _{DOWN}	Pull-down resistance	CHG pin	1	1.5	1.8	MΩ

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		FLASH-LED & LED-OU	JT Pins			
T _{ON}	ON Time	External Transistor is closed	60	80	100	ms
т	Period		0.9	1	1.1	S
V _{OL}	Low Output Voltage	I _{OUT} = 5 mA			0.4	V
I _{OL}	Low Output Current				5	mA
I _{ОН}	Leakage Current				1	μA
V _{IL}	Low Input Voltage				0.4	V
V _{IH}	High Input Voltage		1.5			V
I _{IL}	Input Low Current				0.1	μA
I	Input High Current				0.1	μA
R _{DOWN}	Pull-down resistance	FLASH-LED pin	1	1.5	1.8	MΩ
		EN-RF1, EN-RF2	2		-1 1	
V _{IH}	High input voltage	IIH(Max) = 20 µA	0.7 x V _{CORE}	V-PAD		V
V _{IL}	Low input voltage	IIL(Max) = 20 μA		GND	0.3 x V _{CORE}	V
IIL	Low input current				0.1	μA
I _{IH}	High input current				0.1	μA
R _{DOWN}	Pull-down resistance		1	1.5	1.8	MΩ
		BUZ-IN				
V _{IH}	High Input Voltage	$I_{IH(Max)} = 20 \ \mu A$	1.5	V-PAD		V
V _{IL}	Low Input Voltage	I _{IL(Max)} = 20 μA		GND	0.6	V
I _{IH}	High input current	BUZ-IN pin			0.1	μA
I _{IL}	Low input current	BUZ-IN pin			0.1	μA
R _{DOWN}	Pull-down resistance	BUZ-IN pin	1	1.5	1.8	MΩ
		EN_VIB				
V _{IH}	High input voltage	$I_{IH(Max)} = 20 \ \mu A \ (EN-VIB)$	1.5	V-PAD		V
V _{IL}	Low input voltage	I _{IL(Max)} = 20 μA (EN-VIB)		GND	0.6	V
IIL	Low input current	(EN-VIB)			0.1	μA
I _{IH}	High input current	(EN-VIB)			0.1	μA
R _{DOWN}	Pull-down resistance	EN-VIB pin	1	1.5	1.8	MΩ

Table 20. Digital Pins. (Continued)

Note: 1. $V_{IN} = 1.2V$ to $V_{PAD(MAX)}$. The reset generator has an open collector output. It is enabled only when V_{CORE} is active.





SIM Interface Conditions are $DV_{CC} = 1.8V$ or 2.8V, $t_A = -40^{\circ}C$ to $+85^{\circ}C$, $C_{DVCC} = 100$ nF, CSIM- $V_{CC} = 100$ nF

Table 21.	. SIM Interface Electrical Characteristics.	
-----------	---	--

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Power Supply	L.	1		1
DV _{CC}	Digital Supply Voltage	Mandatory	1.65		3.0	V
I _{DVCC}	DV _{CC} Operating Current	CLK_IN at 3.25 MHz		2.5	10	μA
V _{SIM-VCC}	SIM-V _{CC} Output Voltage	$I_{SIM-VCC} < 10 \text{ mA}$ SIM-EN = DV _{CC} SIM-1V8/2V8 = DV _{CC}	1.71	1.8	1.89	V
V _{SIM-VCC}	SIM-V _{CC} Output Voltage	$I_{SIM-VCC} < 10mA$ SIM-EN = DV _{CC} SIM-1V8/2V8 = GND	2.74	2.8	2.86	V
I _{SIM-VCC}	SIM-V _{CC} Operating Current	I _{SIM-VCC} -> SIM card = 0 I _{SIM-CLK} = 3.25 MHz		25	100	μA
I _{SHDN}	Total Shutdown Current	I _{SIM-VCC} + I _{DVCC} with SIM-EN = GND		0.1	1	μA
I _{QC}	SIM_LDO Quiescent Current	Low-power Mode		8	9.5	μΑ
I _{QC}	SIM_LDO Quiescent Current	Full-power Mode			60	μA
I _{OUT}	Output Current			10		mA
I _{SC}	Short Circuit Current				40	mA
	D	igital Interface (RESET-IN, CLOCK-IN	I, DATA-IO)			
I _{IH} , I _{IL}	Input current	CLK-IN, RST-IN, SIM-EN, SIM- 1V8/2V8	-0.1		0.1	μA
I _{IH}	Input current	DATA-IO	-20		20	μA
I _{IL}	Input current	DATA-IO			1	mA
V _{IH}	High input voltage	CLK-IN, RST-IN, DATA-IO, SIM-EN, SIM-1V8/2V8	0.7x DV _{CC}			V
V _{IL}	Low input voltage	CLK-IN, RST-IN, DATA-IO, SIM-EN, SIM-1V8/2V8			0.3x DV _{CC}	V
V _{OH}	High output voltage	DATA-IO, source current = 20 μ A	0.7x DV _{CC}			V
V _{OH}	High output voltage	DATA-IO, source current = 5 μ A	0.8x DV _{CC}			V
V _{OL}	Low output voltage	DATA-IO, sink current = 200 µA			0.4	V
R _{DATA-IO}	Pull-up resistance	Between DATA-IO and DV _{CC}	13	20	28	kΩ
T _R T _F	Rise and fall time	DATA-IO loaded with 30 pF		1.3	2	μs

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	·	SIM Interface (SIM-RST, SIM-CLK, SIM	-DATA)			•
V _{IH}	High input voltage	SIM-DATA with $I_{IH(Max)} = \pm 20 \ \mu A^{(1)}$	0.7xSV _{CC}			V
V _{IL}	Low input voltage	SIM-DATA with $I_{IL(Max)} = 1 \text{ mA}$			0.3	V
V _{OH}	High output voltage	SIM-DATA, source current = 20 μ A ⁽¹⁾	0.8xSV _{CC}			V
V _{OL}	Low output voltage	SIM-DATA, sink current = 200 μ A			0.4	V
V _{OH}	High output voltage	SIM-RST, SIM-CLK with source current = $20\mu A^{(1)}$	0.9xSV _{CC}			V
V _{OL}	Low output voltage	SIM-RST, SIM-CLK with sink current = 200 µA			0.4	V
I _{IH}	High input current	SIM-DATA			20	μA
IIL	Low input current	SIM-DATA			1	mA
V _{SD}	Shutdown output voltage	SIM-DATA, SIM-CLK, SIM-RST, SIM-V _{CC} with SIM-EN = GND, with sink current = 200 μ A			0.4	V
R _{SIM-DATA}	Pull-up resistance	Between SIM-DATA and SIM-V $_{\rm CC}$	6.5	10	14	kΩ
T _R , T _F	Rise and fall time	SIM-DATA, SIM-RST loaded with 50 pF			1	μs
T _R , T _F	Rise and fall time	SIM-CLK loaded with 50 pF			18	ns
F _{SIM-CLK}	Maximum frequency	SIM-CLK loaded with 50 pF			5	MHz

Table 21. SIM Interface Electrical Characteristics. (Continued)	
---	--

Note: 1. SIM-V_{CC} = SV_{CC}





Package Outline (Top View)

Figure 3. Forty-nine Ball FBGA Package (Top VIew)





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

e-mail literature@atmel.com

Web Site http://www.atmel.com

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2003. All rights reserved. Atmel[®] and combinations thereof are the registered trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be the trademarks of others.

