Features

- Interfaces Directly to Instrument Hardware
 - Keyboard Velocity Scanner (Up to 88 Keys, 64 µs Time Accuracy, Log Timescale)
 - Switch Scanner (Up to 176 Switches)
 - LED Display Controller (Up to 88 LEDs)
 - Slider Scanner (Built-in ADC, Up to 16 Sliders)
 - LCD Display (8-bit Interface)
- Crisp Musical Response
 - 45 MHz Built-in 16-bit Microcontroller
 - Interface with Keyboard/Switches through Built-in Shared Memory
- High-quality Sound
 - 64-slot Digital Sound Synthesizer/Processor
 - Multi-algorithm: PCM with Dynamic LP Filter, FM, Delay Lines for Effects, Equalizer, Surround, Digital Audio-in Processing
 - Compatible with ATSAM97xx Sounds and Firmware
 - 44.1 kHz Sampling Rate
 - Up to 16 MB x 16 ROM/RAM for Firmware, Orchestration and PCM Data
 - Up to 4 Channels Audio-out, 2 Channels Audio-in
- Top Technology
 - 144-lead TQFP Space-saving Package
 - Single 11.2896 MHz Crystal Operation, Built-in PLL Minimizes RFI
- Available Soundbanks for General MIDI[®](GM)⁽¹⁾or High-quality Piano
 - CleanWave® 1-Mbyte and 4-Mbyte Sample Sets (Free License)
 - High-quality 2-Mbyte Piano and Strings Sample Sets
 - Other Sample Sets Available Under Special Licensing Conditions
- Quick Time-to-market
 - Proven Reliable Synthesis Drivers
 - In-circuit Emulation with CodeView Debugger for Easy Prototype Development
 - Built-in External Flash Programming Algorithm, Allows On-board Flash Programming
 - All Existing ATSAM97xx Tools Available for Sound and Sound-bank Development

Note: 1. General MIDI requires a license from Midi Manufacturers Association.

Description

The ATSAM9753 integrates into a single chip an ATSAM97xx core (64-slot DSP and 16-bit processor), a 32K x 16 RAM, an LCD display interface and a scanner, allowing direct connection to velocity-sensitive keyboards, switches, LEDs and sliders. With the addition of a single external ROM or Flash and a stereo DAC, a complete low-cost musical instrument can be built that includes reverb and chorus effects, parametric equalizer, surround effects, orchestrations, pitch-bend and wheel controller, without compromising on sound quality. The ATSAM9753 is packaged in a standard 144-lead TQFP package.



Sound Synthesis

ATSAM9753
Integrated
Digital Music
Instrument



Rev. 1774D-DRMSD-11/02



Figure 1. Typical Application for the ATSAM9753





Figure 2. ATSAM9753 Block Diagram



Pin Description

 Table 1. Pin Description by Function

| Pin Name | Pin Number | Туре | Function | | | | | |
|----------|--|----------|---|--|--|--|--|--|
| | Power Supply ⁽¹⁾ | | | | | | | |
| GND | 4, 17, 24, 32, 42, 52, 56, 65, 77, 90, 97, 102, 110, 125, 130, 140 | PWR | Digital Ground All pins should be connected to a ground plane. | | | | | |
| AGND | 103 | PWR | Analog Ground for the ADC | | | | | |
| VCC | 5, 18, 31, 41, 51, 66, 78, 91, 111, 126, 139 | PWR | Power Supply, $3.3\text{V}/5\text{V} \pm 10\%$ All pins should be connected to a V_{CC} plane. | | | | | |
| VC3 | 23, 55, 96, 101, 129 | PWR | Core power, +3.3V nominal (3.3V \pm 10%). All V_{C3} pins should be returned to +3.3V. | | | | | |
| AVC3 | 107 | PWR | Analog power for the ADC, +3.3V nominal (3.3V ± 10%) | | | | | |
| | - | -1 | Serial MIDI | | | | | |
| MIDI_IN | 94 | IN | Serial MIDI_IN | | | | | |
| MIDI_OUT | 95 | OUT | Serial MIDI_OUT | | | | | |
| | | Exte | ernal PCM ROM/RAM/I/O | | | | | |
| WA[23:0] | 47 - 50, 53, 54, 57 - 64, 67 - 76 | OUT | External memory I/O address. Up to 16M x 16 for direct ROM/RAM connection. | | | | | |
| WD[15:0] | 19 - 22, 25 - 30, 33 - 38 | I/O | External memory I/O data. Data is read (input) when \overline{RD} is low, written (output) when \overline{WR} is low. | | | | | |
| RD | 39 | OUT | External ROM/RAM/peripherals read | | | | | |
| WR | 40 | OUT | External RAM/peripherals write | | | | | |
| CS[1:0] | 43, 44 | OUT | Programmable chip selects. Can be configured to handle several ROMs or mixed RAM/ROM/FLASH. | | | | | |
| XIO[1:0] | 45, 46 | OUT | External peripherals chip select. Each peripheral maps onto 4K bytes address space for optional further decoding. | | | | | |
| | Key | board, S | witches, LEDs, Sliders, Scanning | | | | | |
| KBDIO | 119 | OUT | If 1: BR[10:0] and MK[10:0] hold keyboard contact input data. If 0: BR[10:0] holds switch status input, MK[10:0] holds LED data output. | | | | | |
| ROW[2:0] | 115 - 117 | OUT | Row select: Keyboard, switches/LEDs, external slider analog multiplexer (4051) channel select. Eight rows combined with eleven BR/MK columns allow to control 88 keys, 88 switches, 88 LEDs and 8 sliders. The programmable bit GPIO0 allows control to be extended to 176 switches and 16 sliders when programmed as ROW3. | | | | | |





Table 1. Pin Description by Function (Continued)

| Pin Name | Pin Number | Туре | Function |
|-----------|----------------------------------|------|---|
| BR[10:0] | 1 - 3, 135 - 138, 141 - 144 | IN | Keyboard contact 1/switch status. When $\overline{\text{KBDIO}}$ = 1 then BR[10:0] holds the keyboard key-off or first contact status. This can be configured as normally closed (spring type), normally open (rubber type), common anode or common cathode contact diodes. When $\overline{\text{KBDIO}}$ = 0 then BR[10:0] holds the switch status from ROW[2:0] or ROW[3:0]. |
| MK[10:0] | 120 - 124,127, 128, 131 - 134 | I/O | Keyboard contact 2/LED data. When KBDIO =1 then MK[10:0] holds the keyboard key-on or second contact status. This can be configured as common anode or common cathode contact diodes.When KBDIO = 1 then MK[10:0] holds the led data from ROW[2:0]. |
| VREFP | 106 | ANA | Positive reference voltage. Should normally be connected to a clean ${\rm AV_{C3}}$ supply. |
| VREFN | 105 | ANA | Negative reference voltage. Should normally be connected to a clean AGND. |
| VIN | 104 | ANA | Slider analog input. Ranges from VREFN to VREFP. Should hold the ROW[2:0] or ROW[3:0] slider voltage. Multiple sliders should be connected through external analog multiplexer(s) like 4051. |
| | | L | CD Display Interface ⁽²⁾ |
| RS | 16 | OUT | Select instruction (LOW) or data (HIGH). |
| RW | 15 | OUT | Select write (LOW) or read (HIGH). |
| ENB | 14 | OUT | Enable, active high. |
| DB[7:0] | 6 - 13 | I/O | Bi-directional data bus. |
| | | [| Digital Audio Group ⁽³⁾ |
| DACLK | 93 | OUT | Master clock for sigma-delta DAC (256 x Fs). |
| DABD[1:0] | 89, 92 | OUT | Serial data for two stereo output channels. |
| DAAD | 88 | IN | Serial data for one stereo input channel. |
| CLBD | 86 | OUT | Digital audio bit clock. |
| WSBD | 87 | OUT | Digital audio left/right select. |
| | | | Miscellaneous Pins |
| GPIO[4:0] | 108, 109, 112 - 114 | I/O | These pins can be used individually as general-purpose I/Os or as alternate functions. When used as general-purpose I/Os, they can be individually configured as inputs or outputs. When used as alternate functions their meaning changes as follows: GPIO0 = ROW3 expands switches to 176, sliders to 16 GPIO2 = DBCLK (input) GPIO3 = DBACK (output) GPIO4 = DBDATA (I/O) (DBDATA input = DBIN, DBDATA output = DBOUT) DBCLK, DBACK, DBDATA are used for debugging or external Flash memory programming when DEBUG is low |
| DEBUG | 85 | IN | Configuration pin, low for CodeView debugging/external Flash memory programming. Should be tied to $V_{\rm CC}$ for normal operation. |
| RESET | 83 | IN | Reset input, active low. This is a Schmitt trigger input, allowing direct connection of a RC network. |
| RUN | 118 | OUT | Indicates that the DSP is up and running. Can be used as external DAC reset. |

Table 1. Pin Description by Function (Continued)

| Pin Name | Pin Number | Туре | Function |
|-----------|------------|------|---|
| PDWN | 84 | IN | Power down, active low. When power down is active, all output pins are floating except GPIO1. The crystal oscillator is stopped. To exit from power-down mode, PDWN should be high and RESET applied. |
| X1 X2 | 98, 99 | _ | 11.2896 MHz (nominal) crystal connection. An external clock can also be used at X1. |
| TEST[3:0] | 79 - 82 | IN | Test pins, should be grounded |
| LFT | 100 | _ | PLL external RC network |

Notes:

- 1. Like all high-speed HCMOS ICs proper decoupling is mandatory for reliable operation and RFI reduction. The recommended decoupling is 100 nF at each corner of the IC with an additional 10 μF bulk capacitor close to the X1, X2 pins.
- 2. The LCD display interface signals are controlled by firmware, therefore, their timing relationship is determined by firmware only.
- 3. The ATSAM9753 connects to a variety of stereo DACs or Codecs from 16 to 20 bits, with Japanese or I²S format. This includes AD1857JRS, AK4352, AK4393, AK4528, PCM1718, PCM1739, PCM3001, TDA1543, TDA1545 . When Japanese format is used, only 16 bits is supported without external circuitry.





Table 2. Pinout by Pin Number

| Pin Number | Pin Name | | |
|------------|----------|--|--|
| 1 | BR8 | | |
| 2 | BR9 | | |
| 3 | BR10 | | |
| 4 | GND | | |
| 5 | VCC | | |
| 6 | DB7 | | |
| 7 | DB6 | | |
| 8 | DB5 | | |
| 9 | DB4 | | |
| 10 | DB3 | | |
| 11 | DB2 | | |
| 12 | DB1 | | |
| 13 | DB0 | | |
| 14 | ENB | | |
| 15 | RW | | |
| 16 | RS | | |
| 17 | GND | | |
| 18 | VCC | | |
| 19 | WD15 | | |
| 20 | WD14 | | |
| 21 | WD13 | | |
| 22 | WD12 | | |
| 23 | VC3 | | |
| 24 | GND | | |
| 25 | WD11 | | |
| 26 | WD10 | | |
| 27 | WD9 | | |
| 28 | WD8 | | |
| 29 | WD7 | | |
| 30 | WD6 | | |
| 31 | VCC | | |
| 32 GND | | | |
| 33 | WD5 | | |
| 34 | WD4 | | |
| 35 | WD3 | | |
| 36 | WD2 | | |

| <u> </u> | |
|------------|----------|
| Pin Number | Pin Name |
| 37 | WD1 |
| 38 | WD0 |
| 39 | RD |
| 40 | WR |
| 41 | VCC |
| 42 | GND |
| 43 | CS1 |
| 44 | CS0 |
| 45 | XIO1 |
| 46 | XIO0 |
| 47 | WA23 |
| 48 | WA22 |
| 49 | WA21 |
| 50 | WA20 |
| 51 | VCC |
| 52 | GND |
| 53 | WA19 |
| 54 | WA18 |
| 55 | VC3 |
| 56 | GND |
| 57 | WA17 |
| 58 | WA16 |
| 59 | WA15 |
| 60 | WA14 |
| 61 | WA13 |
| 62 | WA12 |
| 63 | WA11 |
| 64 | WA10 |
| 65 | GND |
| 66 | VCC |
| 67 | WA9 |
| 68 | WA8 |
| 69 | WA7 |
| 70 | WA6 |
| 71 | WA5 |
| 72 | WA4 |

| 73 WA3 74 WA2 75 WA1 76 WA0 77 GND 78 VCC 79 TESTO 80 TEST1 81 TEST2 82 TEST3 83 RESET 84 PDWN 85 DEBUG 86 CLBD 87 WSBD 88 DAAD 89 DABDO 90 GND 91 VCC 92 DABD1 93 DACLK 94 MIDI_IN 95 MIDI_OUT 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 </th <th>Pin Number</th> <th>Pin Name</th> | Pin Number | Pin Name |
|---|------------|----------|
| 75 WA1 76 WA0 77 GND 78 VCC 79 TEST0 80 TEST1 81 TEST2 82 TEST3 83 RESET 84 PDWN 85 DEBUG 86 CLBD 87 WSBD 88 DAAD 89 DABD0 90 GND 91 VCC 92 DABD1 93 DACLK 94 MIDI_IN 95 MIDI_OUT 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 73 | WA3 |
| 76 WA0 77 GND 78 VCC 79 TESTO 80 TEST1 81 TEST2 82 TEST3 83 RESET 84 PDWN 85 DEBUG 86 CLBD 87 WSBD 88 DAAD 89 DABDO 90 GND 91 VCC 92 DABD1 93 DACLK 94 MIDI_IN 95 MIDI_OUT 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 74 | WA2 |
| 77 GND 78 VCC 79 TESTO 80 TEST1 81 TEST2 82 TEST3 83 RESET 84 PDWN 85 DEBUG 86 CLBD 87 WSBD 88 DAAD 89 DABDO 90 GND 91 VCC 92 DABD1 93 DACLK 94 MIDI_IN 95 MIDI_OUT 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 75 | WA1 |
| 78 VCC 79 TESTO 80 TEST1 81 TEST2 82 TEST3 83 RESET 84 PDWN 85 DEBUG 86 CLBD 87 WSBD 88 DAAD 89 DABDO 90 GND 91 VCC 92 DABD1 93 DACLK 94 MIDI_IN 95 MIDI_OUT 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 76 | WA0 |
| 79 TESTO 80 TEST1 81 TEST2 82 TEST3 83 RESET 84 PDWN 85 DEBUG 86 CLBD 87 WSBD 88 DAAD 89 DABDO 90 GND 91 VCC 92 DABD1 93 DACLK 94 MIDI_IN 95 MIDI_OUT 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 77 | GND |
| 80 TEST1 81 TEST2 82 TEST3 83 RESET 84 PDWN 85 DEBUG 86 CLBD 87 WSBD 88 DAAD 89 DABD0 90 GND 91 VCC 92 DABD1 93 DACLK 94 MIDI_IN 95 MIDI_OUT 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 78 | VCC |
| 81 TEST2 82 TEST3 83 RESET 84 PDWN 85 DEBUG 86 CLBD 87 WSBD 88 DAAD 89 DABD0 90 GND 91 VCC 92 DABD1 93 DACLK 94 MIDI_IN 95 MIDI_OUT 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 79 | TEST0 |
| 82 TEST3 83 RESET 84 PDWN 85 DEBUG 86 CLBD 87 WSBD 88 DAAD 89 DABDO 90 GND 91 VCC 92 DABD1 93 DACLK 94 MIDI_IN 95 MIDI_OUT 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 80 | TEST1 |
| 83 RESET 84 PDWN 85 DEBUG 86 CLBD 87 WSBD 88 DAAD 89 DABDO 90 GND 91 VCC 92 DABD1 93 DACLK 94 MIDI_IN 95 MIDI_OUT 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 81 | TEST2 |
| 84 PDWN 85 DEBUG 86 CLBD 87 WSBD 88 DAAD 89 DABDO 90 GND 91 VCC 92 DABD1 93 DACLK 94 MIDI_IN 95 MIDI_OUT 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 82 | TEST3 |
| 85 DEBUG 86 CLBD 87 WSBD 88 DAAD 89 DABDO 90 GND 91 VCC 92 DABD1 93 DACLK 94 MIDI_IN 95 MIDI_OUT 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 83 | RESET |
| 86 CLBD 87 WSBD 88 DAAD 89 DABDO 90 GND 91 VCC 92 DABD1 93 DACLK 94 MIDI_IN 95 MIDI_OUT 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 84 | PDWN |
| 87 WSBD 88 DAAD 89 DABDO 90 GND 91 VCC 92 DABD1 93 DACLK 94 MIDI_IN 95 MIDI_OUT 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 85 | DEBUG |
| 88 DAAD 89 DABDO 90 GND 91 VCC 92 DABD1 93 DACLK 94 MIDI_IN 95 MIDI_OUT 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 86 | CLBD |
| 89 DABDO 90 GND 91 VCC 92 DABD1 93 DACLK 94 MIDI_IN 95 MIDI_OUT 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 87 | WSBD |
| 90 GND 91 VCC 92 DABD1 93 DACLK 94 MIDI_IN 95 MIDI_OUT 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 88 | DAAD |
| 91 VCC 92 DABD1 93 DACLK 94 MIDI_IN 95 MIDI_OUT 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 89 | DABD0 |
| 92 DABD1 93 DACLK 94 MIDI_IN 95 MIDI_OUT 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 90 | GND |
| 93 DACLK 94 MIDI_IN 95 MIDI_OUT 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 91 | VCC |
| 94 MIDI_IN 95 MIDI_OUT 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 92 | DABD1 |
| 95 MIDI_OUT 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 93 | DACLK |
| 96 VC3 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 94 | MIDI_IN |
| 97 GND 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 95 | MIDI_OUT |
| 98 X1 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 96 | VC3 |
| 99 X2 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 97 | GND |
| 100 LFT 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 98 | X1 |
| 101 VC3 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 99 | X2 |
| 102 GND 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 100 | LFT |
| 103 AGND 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 101 | VC3 |
| 104 VIN 105 VREFN 106 VREFP 107 AVC3 | 102 | GND |
| 105 VREFN 106 VREFP 107 AVC3 | 103 | AGND |
| 106 VREFP 107 AVC3 | 104 | VIN |
| 107 AVC3 | 105 | VREFN |
| | 106 | VREFP |
| 108 GPIO0 | 107 | AVC3 |
| | 108 | GPIO0 |

| Pin Number | Pin Name |
|------------|----------|
| 109 | GPIO1 |
| 110 | GND |
| 111 | VCC |
| 112 | GPIO2 |
| 113 | GPIO3 |
| 114 | GPIO4 |
| 115 | ROW0 |
| 116 | ROW1 |
| 117 | ROW2 |
| 118 | RUN |
| 119 | KBDIO |
| 120 | MK10 |
| 121 | MK9 |
| 122 | MK8 |
| 123 | MK7 |
| 124 | MK6 |
| 125 | GND |
| 126 | VCC |
| 127 | MK5 |
| 128 | MK4 |
| 129 | VC3 |
| 130 | GND |
| 131 | MK3 |
| 132 | MK2 |
| 133 | MK1 |
| 134 | MK0 |
| 135 | BR0 |
| 136 | BR1 |
| 137 | BR2 |
| 138 | BR3 |
| 139 | VCC |
| 140 | GND |
| 141 | BR4 |
| 142 | BR5 |
| 143 | BR6 |
| 144 | BR7 |

Absolute Maximum Ratings

Table 3. Absolute Maximum Ratings (All Voltages with Respect to 0V, GND = 0V)

| Ambient Temperature (Power Applied)40°C to + 85°C | *NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent dam- |
|--|--|
| Storage Temperature65°C to + 150°C | age to the device. This is a stress rating only and functional operation of the device at these or any |
| Voltage on any pin (except X1)0.5V to V _{CC} + 0.5V | |
| Voltage on X1 pin0.5V to V _{C3} + 0.5V | implied. Exposure to absolute maximum rating |
| V _{CC} Supply Voltage0.5V to + 6.5V | condtions for extended periods may affect device reliability. |
| V _{C3} Core Supply Voltage0.5V t0 +4.5V | |
| AV _{C3} Supply Voltage0.5V t0 +4.5V | |
| Maximum I _{OL} per I/O pin10mA | |

Recommended **Operating Conditions**

Table 4. Recommended Operating Conditions

| Symbol | Parameter | Min | Тур | Max | Unit |
|------------------|-------------------------------|-----|---------|-----|------|
| V _{CC} | Supply voltage (I/O) | 3 | 3.3/5.0 | 5.5 | V |
| V _{C3} | Supply voltage (Core) | 3 | 3.3 | 3.6 | V |
| AV _{C3} | Supply voltage (Analog) | 3 | 3.3 | 3.6 | V |
| t _A | Operating ambient temperature | 0 | | 70 | °C |

DC Characteristics

Table 5. DC Characteristics ($T_A = 25^{\circ}C$, $V_{CC} = 5V \pm 10\%$, $V_{C3} = 3.3V \pm 10\%$)

| Symbol | Parameter | VCC | Min | Тур | Max | Unit |
|----------------------|---|-----|------|-----|----------------------------------|------|
| V _{IL} | Low-level input voltage | 3.3 | -0.5 | | 1.0 | V |
| | | 5.0 | -0.5 | | 1.7 | |
| V_{IH} | High-level input voltage | 3.3 | 2.3 | 3 | V _{CC} + 0.5 | V |
| | | 5.0 | 3.3 | | $V_{CC} + 0.5$ $V_{CC} + 0.5$ | |
| V _{OL} | Low-level output voltage at I _{OL} = 3.2 mA ⁽¹⁾ | 3.3 | | | 0.45 | V |
| | | 5.0 | | | 0.45 | |
| V _{OH} | High-level output voltage at I _{OH} = -0.8 mA ⁽²⁾ | 3.3 | 2.8 | | | V |
| | | 5.0 | 4.5 | | | |
| I _{CC} Core | Power supply current | 3.3 | | 60 | 80 | mA |
| I _{CC} I/O | (Crystal frequency = 11.2896 MHz) | 5.0 | | 20 | 30 | |
| | Power down supply current | | | 1 | 2 | μA |

 $\begin{array}{ccc} \mbox{Notes:} & \mbox{1.} & \mbox{I}_{\mbox{OL}}\mbox{: Low-level output current.} \\ & \mbox{2.} & \mbox{I}_{\mbox{OH}}\mbox{: High-level output current.} \\ \end{array}$





Product Overview

The ATSAM9753 is part of a new generation of integrated solutions for electronic musical instruments. The device includes all key circuitry on a single silicon chip: sound synthesizer/processor, 16-bit control processor, interface with keyboards, switches, sliders, LEDs, LCD display, etc.

The synthesis/sound processing core of the ATSAM9753 is taken from the ATSAM97xx series, the quality of which has already been demonstrated through dozens of different musical products: electronic pianos, home keyboards, professional keyboards, classical organs and sound expanders. The maximum polyphony is 64 voices without effects. A typical application is 38-voice polyphony with reverb, chorus, 4-band equalizer and surround.

The ATSAM9753 is directly compatible with most available musical keyboards. This includes configuration options for spring- or rubber-type contacts and for common anode- or common cathode-type matrices. A 64 µs timing accuracy for velocity detection provides a very reliable dynamic response even with low-cost unweighted keyboards. The time between contacts is coded with 256 steps on a logarithmic time scale, then converted by software to a 128-step MIDI scale according to the type of keyboard and selected keyboard sensitivity.

The ATSAM9753 can handle directly up to 176 switches. Switches, organized in matrix form, require only a serial diode. Up to 88 LEDs can be directly controlled by the ATSAM9753 in a time-multiplexed way. Additional LEDs can be connected through additional external shift registers using the GPIO lines (general-purpose I/O lines) of the ATSAM9753. The built-in analog-to-digital converter of the ATSAM9753 allows connection of continuous controllers like pitch-bend wheel, modulation, volume sliders, tempo sliders, etc. Up to 16 sliders can be connected.

The ATSAM9753 can be directly connected to most LCD displays through an 8-bit dedicated data bus and three control signals.

Configuration options allow the ATSAM9753 to cover a wide range of musical products, from the lowest-cost keyboard to the high-range digital piano, thanks to flexible memory and I/O organization: built-in 64K bytes of RAM and up to 32M bytes of external memory for firmware, orchestration and PCM data. The external memory can be ROM, RAM or Flash. Memory types can be mixed, but for most applications there is no need for external RAM memory as the built-in 64K bytes of RAM is enough to handle firmware variables and reverb delay lines. External Flash memory can be programmed on-board from a host processor through the ATSAM9753.

The ATSAM9753 operates from a single 11.2896 MHz crystal. A built-in PLL raises the frequency to 45.2 MHz for internal processing. This allows radio frequency interference (RFI) to be minimized, making it easier to comply with FCC, CSA and CE standards.

A power-down feature is also included which can be controlled externally (PDWN pin). This makes the ATSAM9753 very suitable for battery-operated instruments.

The ATSAM9753 was designed with a rapid time-to-market in mind. The ATSAM9753 product development program includes key features to minimize product development efforts:

- Specialized debug interface, allowing on-target software development with a source code "CodeView" debugger
- Standard sound generation/processing firmware
- Standard orchestration firmware
- Windows[®] tools for sounds, soundbanks and orchestration developments
- Standard soundbanks
- Strong technical support available directly from Dream[®]

Architectural Overview

The highly integrated architecture from ATSAM9753 combines a specialized high-performance RISC-based digital signal processor (DSP) and a general-purpose 16-bit CISC-based control processor (P16). An on-chip memory management unit (MMU) allows the DSP and the control processor to share an internal 32K x 16 RAM as well as external ROM and/or RAM memory devices. An intelligent peripheral I/O interface function handles other I/O interfaces, such as the on-chip MIDI UART and three timers, with minimum intervention from the control processor. A keyboard/switches/sliders/LEDs autonomous scanning interface handles the specific musical instrument peripherals, including accurate keyboard velocity detection and communicates with the control processor through a dedicated 128 x 16 dual-port RAM. An LCD display interface allows direct connection to common LCD displays.

DSP Engine

The DSP engine operates on a frame-timing basis with the frame subdivided into 64 process slots. Each process is itself divided into 16 micro-instructions known as algorithms. Up to 32 DSP algorithms can be stored on-chip in the Alg RAM memory, allowing the device to be programmed for a number of audio signal generation/processing applications.

The DSP engine is capable of generating 64 simultaneous voices using algorithms such as wavetable synthesis with interpolation, alternate loop and 24 dB resonant filtering for each voice. Slots may be linked together (ML RAM) to allow implementation of more complex synthesis algorithms.

A typical musical instrument application will use a little more than half the capacity of the DSP engine for synthesis, thus providing state-of-the-art 38-voice synthesis polyphony. The remaining processing power may be used for typical functions such as reverberation, chorus, surround effect, equalizer, etc.

Frequently-accessed DSP parameter data are stored into five banks of on-chip RAM memory. Sample data or delay lines that are accessed relatively infrequently are stored in external ROM, or in the built-in 32K x 16 RAM. The combination of localized microprogram memory and localized parameter data allows micro-instructions to execute in 22 ns (45 MIPS). Separate buses from each of the on-chip parameter RAM memory banks allow highly parallel data movement to increase the effectiveness of each micro-instruction. With this architecture, a single micro-instruction can accomplish up to six simultaneous operations (add, multiply, load, store, etc.), providing a potential throughput of 270 million operations per second (MOPS).

P16 Control Processor and I/O Functions

The P16 control processor is a general-purpose 16-bit CISC processor core, which runs from external memory. A debug ROM is included on-chip for easy development of firmware directly on the target system. This ROM also contains the necessary code to directly program externally connected Flash memory. The P16 includes 256 words of local RAM data memory for use as registers, scratchpad data and stack.

The P16 control processor writes to the parameter RAM blocks within the DSP core in order to control the synthesis process. In a typical application, the P16 control processor parses and interprets incoming commands from the MIDI UART or from the scanning interface and then controls the DSP by writing into the parameter RAM banks in the DSP core. Slowly changing synthesis functions, such as LFOs, are implemented in the P16 control processor by periodically updating the DSP parameter RAM variables.

The P16 control processor interfaces with other peripheral devices, such as the system control and status registers, the on-chip MIDI UART, the on-chip timers and the scanning interface through specialized "intelligent" peripheral I/O logic. This I/O logic





automates many of the system I/O transfers to minimize the amount of overhead processing required from the P16.

Memory Management Unit (MMU)

The Memory Management Unit (MMU) block allows external ROM and/or RAM memory resources to be shared between the synthesis/DSP and the P16 control processor. This allows a single ROM device to serve as sample memory storage for the DSP and as program storage for the P16 control processor. An internal 32K x 16 RAM is also connected to the MMU, allowing RAM resources to be shared between the DSP for delay lines and the P16 for program data.

Scanning Interface

The scanning interface consists of hardwired logic. It time-multiplexes keyboards, switches and LED connections, thus minimizing the amount of wiring required. It communicates with the P16 through an 128 x 16 dual-port RAM and a few control registers. When a new incoming event is detected, such as key-on, key-off or switch change, the scanning interface will notify the P16 by indicating the type of event. The P16 then simply reads the dual-port RAM to get the corresponding parameter, such as velocity or switch status. Conversely, the P16 simply writes into the dual-port RAM the LED states to be displayed and the scanning interface will then take care of time-multiplexing the display.

The scanning interface uses an unique key velocity detect scheme with a pseudo-logarithmic time scale. This allows velocities to be accurately detected, even when keyboard keys are pressed very softly.

Finally, a built-in 8-bit analog-to-digital converter (ADC) allows the connection of up to 16 continuous controllers through external analog multiplexers such as the 4051.

LCD Display Interface

The LCD display interface uses a dedicated bi-directional data bus (DB[7:0]), an instruction/data control (RS), a read/write signal (R/W) and an enable signal (ENB). Built-in features are included to accommodate even the slowest LCD displays.

Flash Programming

The ATSAM9753 enables Flash memory programming in three different ways:

- Blank Flash programming is done by the debug interface. This mode is very slow and should be reserved for the initial boot sector programming.
- Program update. All the Flash content can be re-programmed. The ATSAM9753
 cannot play music during the Flash erase and programming. A specific firmware is
 used to program Flash with the DSP.
- Parameter update, e.g., in keyboard applications, backup parameter and sequencer song. If the Flash enables concurrent read while program/erase, it is possible to backup parameters in the upper memory plane while the microprocessor firmware is running on the lower plane. The ATSAM9753 cannot play music during the parameter backup because sound samples are stored in both memory planes.

Flash Features

- 3.3V or 5V: In case of 3.3V, the I/O voltage V_{CC} should be supplied by 3.3V and all the external components (MIDI, DAC, ...) should be 3.3V
- Access time: 100 ns (for 11.2896 MHz crystal)
- Bottom boot
- Dual plane with concurrent read while program/erase recommended for parameters backup

Timing Diagrams

All timings are relative to 11.2896 MHz crystal between X1 and X2.

Figure 3. Scanning Timings (Keyboard, Switches, LEDs and Sliders) Timing Diagram




Table 6. Scanning Timing Parameters

| Symbol | Parameter | Min | Тур | Max | Unit |
|-------------------|---|-----|-----|-----|------|
| t _{KBD} | Keyboard access (KBDIO high time) | | 1.4 | | μs |
| t _{IO} | Switches/leds access (KBDIO low time) | | 4.3 | | μs |
| t _{SCLK} | Internal scanning clock period | | 354 | | ns |
| t _{KA} | Break (contact1) and Make (contact2) data from keyboard valid from rising KBDIO | | | 1.2 | μs |
| t _{KD} | Break (contact1) and Make (contact2) data from Keyboard floating from rising KBDIO | 1.3 | | 1.6 | μs |
| t _{IOA} | Switch data valid from falling KBDIO | | | 4 | μs |
| t _{IOD} | Switch data floating from falling KBDIO | 4.1 | | 4.4 | μs |
| t _{IOG} | LED data MK guard time | 177 | | 27 | ns |
| t _{IOH} | LED data floating from rising KBDIO | 0 | | 88 | ns |
| t _{VA} | Analog $V_{\rm IN}$ sample start time from ROW change (Start sample and hold voltage follow mode) | 1 | | | μs |
| t _{VD} | Analog V _{IN} sample end time from ROW change (Switch to hold mode) | | | 2.2 | μs |





External Memory (16 bits)

Figure 4. External ROM, RAM, I/O Timing Diagram




Table 7. External ROM, RAM, I/O Timing Parameters

| Symbol | Parameter | Min | Тур | Max | Unit |
|---------------------|---|-----|-----|-----|------|
| t _{CSDV} | Access time from $\overline{\text{CSx}}$ low | 106 | | | ns |
| t _{RWDV} | Access time from \overline{RD} , \overline{WR} low | 61 | | | ns |
| t _{AVDV} | Access time from address valid | 106 | | | ns |
| t _{RW} | RD, WR pulse width | | 89 | | ns |
| t _{RWHCSH} | $\overline{\text{CSx}}$ high from rising $\overline{\text{RD}}$ or $\overline{\text{WR}}$ | 10 | | | ns |
| t _{RWHADX} | Address valid after rising RD or WR | 10 | | | ns |
| t _{RWDX} | Data hold time from rising \overline{RD} or \overline{WR} | 10 | | | ns |

Digital Audio

Figure 5. Digital Audio Timing Diagram





Table 8. Digital Audio Timing Parameters

| Symbol | Parameter | Min | Тур | Max | Unit |
|-------------------|--|-----|-----|-----|------|
| t _{CW} | CLBD rising to WSBD change | 167 | | | ns |
| t _{SOD} | DABDx valid prior to/after CLBD rising | 167 | | | ns |
| t _{CLBD} | CLBD cycle time | | 354 | | ns |


Figure 6. Digital Audio Frame





Crystal Compensation and LFT Filter

Figure 7. Recommended Crystal Compensation and LFT Filter (1), (2), (3), (4)




Notes: 1. All GND pins should be connected to GND plane below IC.

- 2. All VCC pins should be connected to VCC plane below IC.
- 3. X1, C1, C2, C3, C4, R1 connections should be short and shielded. The GND return from C1, C4, C3, should be the GND plane from ATSAM9753.
- 4. 0.1 μF decoupling caps should be placed at each corner of the IC. An additional 10 μF capacitor should be placed close to X1.

Reference Design

Typical Keyboard, Switch LED and Slider Connections







ATSAM9753 Operation

The reader is assumed to be familiar with the functioning of the ATSAM97xx series. Refer to the ATSAM9707 product development kit "prgdvkit.pdf" document. This document can be obtained under special conditions from Atmel.

This section describes operation and registers specific to ATSAM9753.

Memory Mapping

Table 9. Memory Mapping

| Size | | | |
|------------|-------------|--------------|----------------------------------|
| (in words) | Address Low | Address High | Access |
| 256 | 000:0000 | 000:00FF | ATSAM97xx standard routine ROM |
| 768 | 000:0100 | 000:03FF | Built in debug ROM |
| 32M - 1K | 000:0400 | 1FF:FFFF | External ROM/Flash (CSO) |
| 32K | 200:0000 | 200:7FFF | Built in SRAM |
| 4K | 200:8000 | 200:8FFF | External memory page XIO0 (XIO0) |
| 4K | 200:9000 | 200:9FFF | External memory page XIO1 (XIO1) |
| 216K | 200:A000 | 203:FFFF | Not used |
| 32M - 256K | 204:0000 | 2FF:FFFF | External SRAM (CS1) |

I/O Mapping

The I/O Mapping Table refers to the ATSAM9707 product development kit "prgdvkit.pdf" available from Atmel.

Table 10. I/O Mapping

| Write | Read | Access |
|---------|---------|--|
| 00 - 09 | 00 - 09 | Standard ATSAM97xx I/O (Refer to prgdvkit.pdf) |
| 0A | 0A | LCD port |
| 0B | X | Keyboard configuration |
| 0C - 0E | 0C - 0E | Scanning port ADD0 - 2 |
| 0F | 0F | GPIO control/status |

LCD Interface

The ATSAM9753 can be directly connected to most LCD displays.

The ATSAM9753 provides an 8-bit data bus (DB[7:0]) and three output control pins RS, RW and ENB.

All the LCD pins are controlled by I/O access ADD OAH. The I/O reads only the 8-bit data bus. The I/O writes into the 11-bit LCD_Reg. Refer to Table 11 and Table 12.

Table 11. LCD Interface

| LCD_Reg[7:0] | DB[7:0] |
|--------------|---------|
| LCD_Reg[8] | RS |
| LCD_Reg[9] | RW |
| LCD_Reg[10] | ENB |

Table 12. LCD Interface

| I/O Access | I/O Data | LCD_Reg[10:0] | DB[7:0] | R/W | |
|------------|-------------------------|---------------------------|---------------------|-----|-------------------------------------|
| Write | IOD[10:0] (IOD[9]=0) | IOD[10:0] LCD_Reg[9]=0 | IOD[7:0] output | 0 | Set LCD in write mode |
| Write | IOD[10:0] (IOD[9]=1) | IOD[10:0] LCD_Reg[9]=1 | LCD_D[7:0] input | 1 | Set LCD in read mode |
| Read | xx | LCD_Reg[9]=0 | LCD_Reg[7:0] output | 0 | Invalid read from LCD in write mode |
| Read | xxx, LCD_D[7:0] | LCD_Reg[9]=1 | LCD_D[7:0] input | 1 | Read from LCD |

Keyboard Configuration Register

The configuration register allows the user to work with a variety of keyboards. This write-only 2-bit register is mapped to the address OBH in the I/O space.

Reg[0] = contact type 0 for rubber type contact

1 for spring type contact

Reg[1] = diode wiring 0 for common anode wiring

1 for common cathode wiring

The default configuration (power-up) is common anode (Reg[1] = 0) and rubber contact (Reg[0] = 0) which corresponds to most popular keyboards.

Scanning Interface

The ATSAM9753 has built-in specialized hardware that allows the following functions:

- Scanning of up to 88 keys from an external keyboard, with key-on and key-off velocity measurement (time between contacts)
- Scanning of up to 176 switches
- Time multiplex control of up to 88 LEDs
- Analog-to-digital conversion of up to 16 analog sources

The P16 interfaces with the scanning using a three-address port located at 0CH to 0EH in the I/O mapping.

This port enables access to the keyboard RAM. This 128 x 11 RAM is mapped as shown in Table 13.

Table 13. Keyboard RAM Mapping

| Address | Content |
|------------|-------------------------|
| 00H to 57H | Key velocity and status |
| 58H to 5FH | LED data |
| 60H to 6FH | Switch status |
| 70H to 7FH | ADC value |

Keyboard Status

(I/O address OCH read-only)

D[7] KRQ flag = 1 indicates that a key-on or key-off has been detected and that the P16 service is requested. This flag is automatically cleared by writing to data H for the detected key.





D[6:0] specifies which keyboard key is requesting the service, valid only if KRQ flag = 1. Key number ranges from 0 to 87.

RAM Address

(I/O address OCH write-only)

D[6:0] RAM address css

D[7] don't care

Table 14. RAM Address

| Address | Index | Content |
|------------|------------------|-------------------------|
| 00H to 57H | 8 x i + ROW[2:0] | Key velocity and status |
| 58H to 5FH | ROW[2:0] | LED data |
| 60H to 6FH | ROW[3:0] | Switch status |
| 70H to 7FH | ROW[3:0] | ADC value |

"i" refers to the MKi or BRi signal number that ranges from 0 to 10. For example, the information regarding the key at ROW3, column MK5/BR5, is found at RAM address 8*5+3=43.

The scanning hardware cycles the ROW[2:0] signals from 0 to 7 to the output pins in 45 μ s (5.7 μ s per row). If the alternate function ROW3 is not used, then the switch status and ADC value information are aliased (data from 68H to 6FH = data from 60H to 6FH, data from 78H to 7FH = data from 70H to 77H).

RAM Data DataL[7:0] I/O address ODH, Data[7:0]

DataH[2:0] I/O address OEH, Data[10:8]

DataH[7:3] don't care

 Table 15.
 Scanning RAM Data Format

| Bit | | | | | | | | | | | |
|-------------------------|------|-----|------|----------|-----|-----|-----|-----|-----|-----|-----|
| | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Key Velocity and Status | SRQ | ON | BUSY | | | | TI | ME | | | |
| LED Data | MK10 | MK9 | MK8 | MK7 | MK6 | MK5 | MK4 | MK3 | MK2 | MK1 | MK0 |
| Switch Data | BR10 | BR9 | BR8 | BR7 | BR6 | BR5 | BR4 | BR3 | BR2 | BR1 | BR0 |
| ADC Status | Х | Х | Х | ADC DATA | | | | | | | |

- Key Velocity and Status:
 - SRQ: If 1, indicates that the velocity detection is complete and that this key requests attention from the P16. In this case BUSY = 0, ON and TIME hold valid information.
 - ON: 1 indicates key-on, 0 indicates key-off. Valid only if SRQ = 1.
 - BUSY: Used internally by the scanning hardware, indicates "velocity detection in progress".
 - TIME: From 0 to 255, valid only if SRQ = 1, indicates the time between contacts in multiples of 45 μs. Set to 255 if the time is greater or equal to 256*45 μs.
- LED Data: The P16 should write to these locations the MK information which should appear to the MK[10:0] pins at ROW[2:0] time.
- Switch Data: These fields hold the BR information read from the BR[10:0] pins at ROW[3:0] time.
- ADC Status: These fields represent the analog voltage at VIN pin at ROW[3:0] time, from 0 (VIN = VREFN) to 0FFH (VIN = VREFP).



GPIO

The pins GPIO[3:0] in normal mode are controlled by the ATSAM97xx configuration and control/status registers (refer to prgdvkit.pdf).

The ATSAM9753 additional GPIO control/status register controls GPIO[3:0] alternate mode and GPIO4 normal and alternate mode.

The GPIO register is located at address 0xF in the I/O mapping.

Table 16. GPIO Mapping

| 7 | Х | х |
|---|---------------------------------------|------------------------------------|
| 6 | GPIO4 Output Enable | Х |
| 5 | GPIO1 Alt | Х |
| 4 | GPIO0 Alt | Х |
| 3 | GPIO4 Data | Debug/ pin |
| 2 | GPIO4 Alt data (DBOUT) ⁽¹⁾ | GPIO4 pin (DBDATA) ⁽¹⁾ |
| 1 | GPIO3 Alt data (DBACK) ⁽¹⁾ | GPIO Reg[1] (DBACK) ⁽¹⁾ |
| 0 | GPIO4 Output Enable ⁽¹⁾ | GPIO4 Input Enable ⁽¹⁾ |

Note: 1. Only available in Debug Mode.

Table 17. GPIO0

| | Normal Input Mode | Normal Output Mode | Alt Output Mode ⁽¹⁾ |
|------------------------------------|----------------------|-----------------------|-----------------------------------|
| ATSAM97xx_config_Reg[0] (I/O add0) | 0 | 1 | 1 |
| ATSAM9753_GPIO_Reg[4] (I/O addF) | x | 0 | 1 |

Note:

In alternate output mode, GPIO0 = ROW3.
 Refer to description of pins ROW[2:0] in Table 1 on page 3.

Table 18. GPIO1

| | Normal Input Mode | Normal Output Mode | Alt Output Mode ⁽¹⁾ |
|-------------------------|----------------------|-----------------------|-----------------------------------|
| ATSAM97xx_config_Reg[1] | 0 | 1 | 1 |
| ATSAM9753_GPIO_Reg[5] | x | 0 | 1 |

Table 19. GPIO2

| | Normal Input Mode | Normal Output Mode | Alt Output Mode ⁽¹⁾ |
|-------------------------|----------------------|-----------------------|-----------------------------------|
| ATSAM97xx_config_Reg[2] | 0 | 1 | х |
| DEBUG Pin | 1 | 1 | 0 |

Note: 1. In alternate output mode, GPIO2 is configured as input and assumed as DBCLK (ATSAM9753_GPIO[0]).

Table 20. GPIO3

| | Normal Input Mode | Normal Output Mode | Alt Output Mode ⁽¹⁾ |
|-------------------------|----------------------|-----------------------|-----------------------------------|
| ATSAM97xx_config_Reg[3] | 0 | 1 | х |
| DEBUG Pin | 1 | 1 | 0 |

Note:

1. In alternate output mode, GPIO3 is configured as output and GPIO3 = DBACK (ATSAM9753_GPIO_reg[1]).

Table 21. GPIO4

| | Normal Input Mode | Normal Output Mode | Alt Output Mode ⁽¹⁾ | Alt Output Mode ⁽¹⁾ |
|-----------------------|----------------------|-----------------------|-----------------------------------|-----------------------------------|
| ATSAM9753_GPIO_Reg[6] | 0 | 1 | х | х |
| ATSAM9753_GPIO_Reg[0] | Х | x | 0 | 1 |
| DEBUG Pin | 1 | 1 | 0 | 0 |

Note:

 In alternate mode, GPIO4 is used for serial debug data: In input, ATSAM9753_GPIO[2] (DBIN) = GPIO4 In output, GPIO4 = ATSAM9753_GPIO_Reg[2] (DBOUT).



Mechanical Dimensions

Figure 8. 144-lead TQFP Package Drawing




Table 22. 144-lead TQFP Package Dimensions (in millimeters)

| | Min | Nom | Max |
|----|-------|-------|-------|
| А | 1.40 | 1.50 | 1.60 |
| A1 | 0.05 | 0.10 | 0.15 |
| A2 | 1.35 | 1.40 | 1.45 |
| D | 21.90 | 22.00 | 22.10 |
| D1 | 19.90 | 20.00 | 20.10 |
| Е | 21.90 | 22.00 | 22.10 |
| E1 | 19.90 | 20.00 | 20.10 |
| L | 0.45 | 0.60 | 0.75 |
| Р | | 0.50 | |
| В | 0.17 | 0.22 | 0.27 |



Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80



Web Site http://www.atmel.com



© Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL® and Dream® are the registered trademarks of Atmel; CleanWave™ is the trademark of Atmel.

Windows® is the registered trademark of Microsoft Corporation. General MIDI® is the registered trademark of Midi Manufacturers Association. Other terms and product names may be the trademarks of others.

