

Overvoltage and Overcurrent Protection IC and Li+ Charger Front-End Protection IC

Check for Samples :bq24308

FEATURES

- Provides Protection for Three Variables:
 - Input Overvoltage
 - Input Overcurrent with Current Limiting
 - Battery Overvoltage
- 30V Maximum Input Voltage
- Supports Up to 1.5A Input Current
- Robust Against False Triggering Due to Current Transients
- Thermal Shutdown
- LDO Mode Voltage Regulation of 5V
- Small 2 mm × 2 mm 8-Pin SON Package

APPLICATIONS


- Mobile and Smart Phones
- PDAs
- MP3 Players
- Low-Power Handheld Devices
- Bluetooth Headsets

DESCRIPTION


The bq24308 is a highly integrated circuit designed to provide protection to Li-ion batteries from failures of the charging circuit. The IC continuously monitors the input voltage, the input current and the battery voltage. In case of an input over-voltage condition, the IC immediately removes power from the charging circuit by turning off an internal switch. In the case of an over-current condition, it limits the current to a safe value for a blanking duration before turning the switch off. Battery voltage may also be monitored and if the battery voltage exceeds the specified value the internal switch is turned off. Additionally, the IC also monitors its own die temperature and switches off if it becomes too hot.

The input over-current threshold can be increased using an external resistor. The IC also offers optional protection against reverse voltage at the input using an external P-channel FET.

PINOUT



TYPICAL APPLICATION CIRCUIT



ATA.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE DISSIPATION RATINGS

PACKAGE	$R_{\theta JC}$	R _{eJA} ⁽¹⁾
DSG	5°C/W	75°C/W

⁽¹⁾ This data is based on using the JEDEC High-K board and the exposed die pad is connected to a Cu pad on the board. The pad is connected to the ground plane by a 2x3 via matrix.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNIT
	IN, PGATE (with respect to VSS)	-0.3 to 30	V
Input voltage	OUT (with respect to VSS)	-0.3 to 12	V
	ILIM, CE, VBAT (with respect to VSS)	-0.3 to 7	V
Input current	IN	2.0	Α
Output ourrant	OUT	2.0	Α
Output current	PGATE	5	mA
	All (Human body Model per JESD22-A114-E)	2000	V
	All (Machine Model per JESD22-A115-A)	200	V
ESD Withstand voltages	All (Charged Device Model per JESD22-C101-C)	500	V
	IN (IEC 61000-4-2) (with IN pin bypassed to VSS with 1.0-μF low-ESR ceramic capacitor)	15 (Air discharge) 8 (Contact)	kV
Junction temperature, T _J		-40 to 150	°C
Storage temperature, T _{ST}	G	-65 to 150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

	•	MIN	MAX	UNIT
V_{IN}	Input voltage range	3.3	26	V
I _{IN}	Input current, IN pin		1.5	Α
I _{OUT}	Current, OUT pin		1.5	Α
R _{ILIM}	OCP programming resistor	31		kΩ
TJ	Junction temperature	-40	125	°C

ORDERING INFORMATION

PART NUMBER	MARKING	MEDIUM	QUANTITY	PACKAGE
bq24308DSGR	DAS	Tape and Reel	3000	2mm × 2mm SON
bq24308DSGT	DAS	Tape and Reel	250	2mm × 2mm SON

Product Folder Link(s): bq24308



ELECTRICAL CHARACTERISTICS

over junction temperature range −40°C ≤ T₁ ≤ 125°C and recommended supply voltage (unless otherwise noted)

N	over juniculon u		5°C and recommended supply voltage (unless of		•		111117
$V_{WN,OLD} \begin{array}{c} U_{WN,OLD} & U_{MOP} \\ V_{WNS,UVI,O} & U_{MOP} \\ V_{WNS,UVI,OD} \\ V_{WNS,UVI,OD} & U_{MOP} \\ V_{MOP} \\$		PAKAWEIEK	TEST CONDITIONS	WIN	TYP	WAX	UNIT
Vivision Development detected threshold CE = Low, V _N → 3 ∨ 0 ∨ 2.5 ≥ 2.7 ≥ 2.8 V _{IVISION D} Deglitch time, input power of detected status OV → 4V 1 μs rise-time, to output turning ON B ms	IN						
Deglitch time, input power detected status Deglitch time, input power Deglitch time, input power Deglitch time, input power Deglitch time, input over-current protection treshold Deglitch time, input over-current detected Deglitch time, input over-current protection treshold Deglitch time, input over-current detected Deglitch time, input over-current protection treshold Deglitch time, input over-current detected Deglitch time, input over-current protection treshold Deglitch time, input over-current Deglitch time, battery overvoltage Deglitch time, battery overvoltag	V _{UVLO}			2.5	2.7	2.8	V
$\begin{array}{c} 0.0 \\ \text{DD} \\ \text$	V _{HYS-UVLO}	Hysteresis on UVLO	$\overline{\text{CE}}$ = Low, V _{IN} : 3 V \rightarrow 0 V	200	260	300	mV
Standby Current CE= High, V _{IN} = 5 V 65 95 µA	t _{DGL(PGOOD)}				8		ms
NPUT TO OUTPUT CHARACTERISTICS Drop-out voltage IN to OUT CE = Low, V _{IN} = 4 V, I _{OUT} = 250 mA 45 75 mV	I _{DD}	Operating current	CE= Low, V _{IN} = 5 V, no load on OUT pin		410	500	μA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I _{STDBY}	Standby current	CE= High, V _{IN} = 5 V		65	95	μA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	INPUT TO OUT	TPUT CHARACTERISTICS		l .			
Input over-voltage protection Input OVP Input OVP Input OVP Input OVP Input OVP Input OVP propagation delay (1) Insting time, to output turning OFF Input OVP propagation delay (1) Input OVP propaga	V_{DO}	Drop-out voltage IN to OUT	$\overline{\text{CE}}$ = Low, V_{IN} = 4 V, I_{OUT} = 250 mA		45	75	mV
$V_{NYS-OVP} \text{threshold} \qquad \qquad CE = Low, V_{N}: 4 V \rightarrow 10 V \qquad 6.1 6.3 6.5 V$ $V_{NYS-OVP} \text{Hysteresis on OVP} \qquad \overline{CE} = Low, V_{N}: 10 V \rightarrow 4 V \qquad 20 60 110 mV$ $V_{NYS-OVP} \text{Input OVP propagation delay}^{(1)} \overline{CE} = Low, V_{IN}: 10 V \rightarrow 4 V \qquad 20 60 110 mV$ $\overline{CE} = Low, V_{IN}: 10 V \rightarrow 4 V \qquad 20 60 110 mV$ $\overline{CE} = Low, V_{IN}: 10 V \rightarrow 4 V \qquad 10 V \rightarrow 10 V, 0.2 1 \mu_S$ $\overline{CO} = \frac{1}{10000000000000000000000000000000000$		OLTAGE PROTECTION					
$ \begin{array}{c} P_{\text{PO}(\text{OVP})} & \text{Input OVP propagation delay}^{(1)} & \overline{\text{CE}} = \text{Low, Time measured from V}_{\text{N}} 4 \text{ V} \rightarrow 10 \text{ V,} \\ 1 \text{ µs rising time, to output turning OFF} \\ \hline \text{CE} = \text{Low, Time measured from V}_{\text{N}} \\ \hline \text{ON}(\text{OVP}) & \text{Recovery time from input overvoltage condition} \\ \hline \text{OV}_{\text{ON}(\text{OVP})} \\ \hline \text{OVERVOLTAGE REGULATION} \\ \hline \text{VOREGO} & \text{Output voltage} \\ \hline \text{OUTPUT VOLTAGE REGULATION} \\ \hline \text{VOREGO} \\ \hline \text{OUTPUT OVER-CURRENT PROTECTION} \\ \hline \text{Input over-current protection threshold} \\ \hline \text{Input over-current protection range} \\ \hline \text{Input over-current protection range} \\ \hline \text{Input over-current protection range} \\ \hline \text{CE} = \text{Low, V}_{\text{N}} = 5 \text{V, ILIM floating;} \\ \hline \text{T}_{\text{J}} = 0^{\circ}\text{C to 125^{\circ}\text{C}} \\ \hline \text{Maloc} \\ \hline \text{Recovery time from input detected} \\ \hline \text{Recovery time from input over-current detected} \\ \hline \text{Recovery time from input over-current detected} \\ \hline \text{Recovery time from input over-current ondition} \\ \hline \text{CE} = \text{Low}, \text{V}_{\text{N}} > 4.4 \text{ V, V}_{\text{VBAT}} \cdot 4.2 \text{ V} \rightarrow 4.5 \text{ V} \\ \hline \text{VAHYS-BOVP} \\ \hline \text{Hysteresis on BV}_{\text{OVP}} \\ \hline \text{Deglitch time, battery overvoltage} \\ \hline Deglitch time, $	V _{OVP}		$\overline{\text{CE}}$ = Low, V _{IN} : 4 V \rightarrow 10 V	6.1	6.3	6.5	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{HYS-OVP}	Hysteresis on OVP	$\overline{\text{CE}}$ = Low, V _{IN} : 10 V \rightarrow 4 V	20	60	110	mV
$ \begin{array}{c} \text{ON(OP)} \\ \text{Overvoltage condition} \\ \text{OUTPUT VOLTAGE REGULATION} \\ \text{V}_{O(REG)} \\ \text{Output voltage} \\ \text{Output voltage} \\ \text{OCE} = \text{Low, V}_{IN} = 6 \text{V, I}_{OUT} = 250 \text{ mA} \\ \text{A.85} \\ \text{5.0} \\ \text{5.15} \\ \text{V} \\ \text{INPUT OVER-CURRENT PROTECTION} \\ \text{Internal input over-current protection threshold} \\ \text{Input over-current protection range} \\ \text{OCP threshold accuracy} \\ \text{Current limit programming:} \\ \text{IOCP(program)} = \text{IOCP} + \text{KILIM} \div \\ \text{RILIM} \\ \text{IDCP(program)} = \text{IOCP} + \text{KILIM} \div \\ \text{RELOCP)} \\ \text{Recovery time from input over-current detected} \\ \text{Recovery time from input over-current condition} \\ \text{Recovery time from input over-current detected} \\ \text{Recovery threshold} \\ \text{Recovery threshold} \\ \text{CE} = \text{Low}, V_{IN} > 4.4 \text{ V}, V_{VBAT}: 4.2 \text{ V} \rightarrow 4.5 \text{ V} \\ \text{VHYS-BOVP} \\ \text{Hysteresis on BV}_{OVP} \\ \text{Deglitch time, battery overvoltage} \\ \text{Deglitch time, battery overvoltage} \\ \text{CE} = \text{Low, V}_{IN} > 4.4 \text{ V}, V_{VBAT}: 4.5 \text{ V} \rightarrow 3.9 \text{ V} \\ \text{OFF} \\ \text{OFF} \\ \text{Thermal shutdown temperature} \\ Thermal shutdown temperatu$	t _{PD(OVP)}	Input OVP propagation delay ⁽¹⁾			0.2	1	μs
VO(REG) Output voltage CE = Low, V _{IN} = 6 V, I _{OUT} = 250 mA 4.85 5.0 5.15 V INPUT OVER-CURRENT PROTECTION Internal input over-current protection threshold input over-current protection range CE = Low, V _{IN} = 5V, ILIM floating; T _J = 0°C to 125°C 630 700 770 mA ΔI _{OCP} OCP threshold accuracy T _J = 0°C to 125°C ±10% ±10% ±10% ±10% mA K _{ILIM} Current limit programming: IOCP + KILIM ÷ R _{ILIM} Current limit programming: IOCP + KILIM ÷ R _{ILIM} 25000 AΩ Blankigotime, input detected CE = Low 5 ms Black(OCP) Recovery time from input over-current detected CE = Low 64 ms BATTERY OVER-VOLTAGE PROTECTION BVOVP Battery overvoltage protection threshold CE = Low, V _{IN} > 4.4 V, V _{VBAT} : 4.2 V → 4.5 V 4.30 4.35 4.40 V V _{MAST} Input bias current on VBAT pin Deglitch time, battery overvoltage detected CE = Low, V _{IN} > 4.4 V, V _{VBAT} : 4.5 V → 3.9 V 200 275 320 mV THERMAL PROTECTION Tolion F-WINS Thermal shutdown temperature </td <td>t_{ON(OVP)}</td> <td></td> <td></td> <td></td> <td>8</td> <td></td> <td>ms</td>	t _{ON(OVP)}				8		ms
	OUTPUT VOLT	TAGE REGULATION				•	
Internal input over-current protection threshold protection range T_j = 0°C to 125°C 630 700 770 mA	V _{O(REG)}	Output voltage	$\overline{\text{CE}}$ = Low, V _{IN} = 6 V, I _{OUT} = 250 mA	4.85	5.0	5.15	V
$ \begin{array}{c} P_{OCP} \\ P_{OCP} \\ \hline $		CURRENT PROTECTION		l .			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I _{OCP}	•		630	700	770	mA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	001	Input over-current protection range	$\overline{\text{CE}}$ = Low, V_{IN} = 5V; T_{J} = 0°C to 125°C	630		1500	mA
$T_{\text{J}} = -40 ^{\circ}\text{C} \text{ to } 125 ^{\circ}\text{C} \qquad \qquad \pm 13 ^{\circ} \qquad \qquad \pm 13 $		000 11 1 11	$T_J = 0$ °C to 125°C		±10%		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ΔI _{OCP}	OCP threshold accuracy	$T_J = -40$ °C to 125°C		±13%		
BLANK(OCP)detectedCE=LoW5ms $t_{REC(OCP)}$ Recovery time from input over-current condition \overline{CE} = Low64msBATTERY OVER-VOLTAGE PROTECTIONBVOVPBattery overvoltage protection threshold \overline{CE} = Low, $V_{IN} > 4.4 \text{ V}$, V_{VBAT} : $4.2 \text{ V} \rightarrow 4.5 \text{ V}$ 4.304.354.40V $V_{VHYS-BOVP}$ Hysteresis on BVOVP \overline{CE} = Low, $V_{IN} > 4.4 \text{ V}$, V_{VBAT} : $4.5 \text{ V} \rightarrow 3.9 \text{ V}$ 200275320mV I_{VBAT} Input bias current on VBAT pin $V_{VBAT} = 4.4 \text{ V}$, $T_{J} = 25^{\circ}\text{C}$ 10nA $I_{DGL(BOVP)}$ Deglitch time, battery overvoltage detected \overline{CE} = Low, $V_{IN} > 4.4 \text{ V}$, time measured from V_{VBAT} and $V_{VBAT} = 4.2 \text{ V} \rightarrow 4.5 \text{ V}$, 1µs rising time, to output turning of the control of the cont	K _{ILIM}	IOCP(program) = IOCP + KILIM ÷			25000		ΑΩ
REC(OCP) over-current condition $CE = LoW$ $SE = LoW$	t _{BLANK(OCP)}		CE= Low		5		ms
Battery overvoltage protection threshold $\overline{CE} = \text{Low}, \text{V}_{\text{IN}} > 4.4 \text{ V}, \text{V}_{\text{VBAT}}: 4.2 \text{ V} \rightarrow 4.5 \text{ V}$ $4.30 4.35 4.40 \text{V}$ $V_{\text{HYS-BOVP}}$ Hysteresis on BV _{OVP} $\overline{CE} = \text{Low}, \text{V}_{\text{IN}} > 4.4 \text{ V}, \text{V}_{\text{VBAT}}: 4.5 \text{ V} \rightarrow 3.9 \text{ V}$ 200 275 320 mV V_{VBAT} Input bias current on VBAT pin $V_{\text{VBAT}} = 4.4 \text{ V}, \text{T}_{\text{J}} = 25^{\circ}\text{C}$ 10 nA Deglitch time, battery overvoltage detected $\overline{CE} = \text{Low}, \text{V}_{\text{IN}} > 4.4 \text{ V}$, time measured from V_{VBAT} 4.2 V $\rightarrow 4.5 \text{ V}$, 1µs rising time, to output turning OFF THERMAL PROTECTION Thermal shutdown temperature 140 150 °C $T_{\text{J(OFF-HYS)}}$ Thermal shutdown hysteresis 20 °C P-FET Gate Driver	t _{REC(OCP)}	,	CE = Low		64		ms
threshold $CE = LOW, V_{IN} > 4.4 \text{ V}, V_{VBAT}, 4.2 \text{ V} \rightarrow 4.5 \text{ V}$ $4.30 \text{ 4}.35 \text{ 4}.40 \text{ V}$ $V_{HYS-BOVP}$ Hysteresis on BV _{OVP} $\overline{CE} = Low, V_{IN} > 4.4 \text{ V}, V_{VBAT}, 4.5 \text{ V} \rightarrow 3.9 \text{ V}$ 200 275 320 mV V_{VBAT} Input bias current on VBAT pin $V_{VBAT} = 4.4 \text{ V}, T_{J} = 25^{\circ}\text{C}$ 10 nA V_{VBAT} V_{VBA	BATTERY OVE	ER-VOLTAGE PROTECTION					
I_{VBAT} Input bias current on VBAT pin Deglitch time, battery overvoltage detected I_{VBAT} Thermal shutdown temperature I_{VBAT} Thermal shutdown hysteresis I_{VB	BV _{OVP}		$\overline{\text{CE}} = \text{Low}, \text{V}_{\text{IN}} > 4.4 \text{V}, \text{V}_{\text{VBAT}} : 4.2 \text{V} \rightarrow 4.5 \text{V}$	4.30	4.35	4.40	V
Input bias current on VBAT pin $V_{VBAT} = 4.4 \text{ V}$, $T_{J} = 25^{\circ}\text{C}$ 10 nA Deglitch time, battery overvoltage detected $\overline{CE} = \text{Low}$, $V_{IN} > 4.4 \text{ V}$, time measured from $V_{VBAT} = 4.2 \text{ V} \rightarrow 4.5 \text{ V}$, 1μs rising time, to output turning OFF 176 $\overline{CE} = \text{Low}$, $V_{IN} > 4.4 \text{ V}$, time measured from $V_{VBAT} = 4.2 \text{ V} \rightarrow 4.5 \text{ V}$, 1μs rising time, to output turning OFF 176 $\overline{CE} = \text{Low}$, $V_{IN} > 4.4 \text{ V}$, time measured from $V_{VBAT} = 4.2 \text{ V} \rightarrow 4.5 \text{ V}$, 1μs rising time, to output turning OFF 176 $\overline{CE} = \text{Low}$, $V_{IN} > 4.4 \text{ V}$, time measured from $V_{VBAT} = 4.2 \text{ V} \rightarrow 4.5 \text{ V}$, 1μs rising time, to output turning OFF 176 $\overline{CE} = \text{Low}$, $V_{IN} > 4.4 \text{ V}$, time measured from $V_{VBAT} = 4.2 \text{ V}$ $\overline{CE} = \text{Low}$, $V_{IN} > 4.4 \text{ V}$, time measured from $V_{VBAT} = 4.2 \text{ V}$ $\overline{CE} = \text{Low}$, $V_{IN} > 4.4 \text{ V}$, time measured from $V_{VBAT} = 4.2 \text{ V}$ $\overline{CE} = \text{Low}$, $V_{IN} > 4.4 \text{ V}$, time measured from $V_{VBAT} = 4.2 \text{ V}$ $\overline{CE} = \text{Low}$, $V_{IN} > 4.4 \text{ V}$, time measured from $V_{VBAT} = 4.2 \text{ V}$ $\overline{CE} = \text{Low}$, $V_{IN} > 4.4 \text{ V}$, time measured from $V_{VBAT} = 4.2 \text{ V}$ $\overline{CE} = \text{Low}$, $V_{IN} > 4.4 \text{ V}$, time measured from $V_{VBAT} = 4.2 \text{ V}$ $\overline{CE} = \text{Low}$, $V_{IN} > 4.4 \text{ V}$, time measured from $V_{VBAT} = 4.2 \text{ V}$ $\overline{CE} = \text{Low}$, $V_{IN} > 4.4 \text{ V}$, time measured from $V_{VBAT} = 4.2 \text{ V}$ $\overline{CE} = \text{Low}$, $V_{IN} > 4.4 \text{ V}$, time measured from $V_{VBAT} = 4.2 \text{ V}$ $\overline{CE} = \text{Low}$, $V_{IN} > 4.4 \text{ V}$, time measured from $V_{VBAT} = 4.2 \text{ V}$ $\overline{CE} = \text{Low}$, $V_{IN} > 4.4 \text{ V}$, time measured from $V_{VBAT} = 4.2 \text{ V}$ $\overline{CE} = 4.2 \text{ V}$ $\overline{CE} = \text{Low}$, $V_{IN} > 4.4 \text{ V}$, time measured from $V_{VBAT} = 4.2 \text{ V}$ $\overline{CE} = 4.4 \text{ V}$, time measured from $V_{VBAT} = 4.2 \text{ V}$ $\overline{CE} = 4.4 \text{ V}$, time measured from $V_{VBAT} = 4.2 \text{ V}$ $\overline{CE} = 4.4 \text{ V}$, time measured from $V_{VBAT} = 4.2 \text{ V}$ $\overline{CE} = 4.4 \text{ V}$, time measured from $V_{VBAT} = 4.2 \text{ V}$ $\overline{CE} = 4.4 \text{ V}$ $\overline{CE} $	V _{HYS-BOVP}	Hysteresis on BV _{OVP}	$\overline{\text{CE}}$ = Low, V _{IN} > 4.4 V, V _{VBAT} : 4.5 V \rightarrow 3.9 V	200	275	320	mV
Deglitch time, battery overvoltage detected $\overline{CE} = \text{Low}, \text{V}_{\text{IN}} > 4.4 \text{ V}$, time measured from V_{VBAT} 4.2 $\text{V} \rightarrow 4.5 \text{ V}$, 1 µs rising time, to output turning OFF $\overline{\text{V}}_{\text{IOFF}}$ Thermal shutdown temperature $\overline{\text{IOFF}}_{\text{IOFF-HYS}}$ Thermal shutdown hysteresis $\overline{\text{IOFF}}_{\text{IOFF-HYS}}$	I _{VBAT}	Input bias current on VBAT pin	V _{VBAT} = 4.4 V, T _J = 25°C			10	nA
T _{J(OFF)} Thermal shutdown temperature 140 150 °C T _{J(OFF-HYS)} Thermal shutdown hysteresis 20 °C P-FET Gate Driver	t _{DGL(BOVP)}	. ,	$4.2 \text{ V} \rightarrow 4.5 \text{ V}$, 1µs rising time, to output turning		176		μs
T _{J(OFF-HYS)} Thermal shutdown hysteresis 20 °C P-FET Gate Driver	THERMAL PRO	OTECTION					
T _{J(OFF-HYS)} Thermal shutdown hysteresis 20 °C P-FET Gate Driver	T _{J(OFF)}	Thermal shutdown temperature			140	150	°C
	T _{J(OFF-HYS)}	Thermal shutdown hysteresis			20		°C
V _{GCLMP} Gate driver clamp voltage V _{IN} >17V 13 15 17 V	P-FET Gate Dr	iver					
	V _{GCLMP}	Gate driver clamp voltage	V _{IN} >17V	13	15	17	V

⁽¹⁾ Not tested in production. Specified by design.



ELECTRICAL CHARACTERISTICS (continued)

over junction temperature range −40°C ≤ T_J ≤ 125°C and recommended supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
LOGIC I	LEVELS ON CE				
V _{IL}	Low-level input voltage		0	0.4	V
V_{IH}	High-level input voltage		1.4		V
I _{IL}	Low-level input current			1	μA
I _{IH}	High-level input current	V _{CE} = 1.8 V		15	μΑ




Figure 1. Overvoltage, Overcurrent, and Battery Overvoltage Protection




Figure 2. OVP, OCP, BATOVP With Input Reverse-Polarity Protection






Figure 3. Simplified Block Diagram



PIN FUNCTIONS

PIN	PIN		PIN		PIN		DESCRIPTION
NAME	NO.	I/O	DESCRIPTION				
IN	1	ı	Input power, connect to external DC supply. Connect external 0.1µF (minimum) ceramic capacitor to VSS				
OUT 8 O		0	Output terminal to the charging system. Connect external 1µF capacitor (minimum) ceramic capacitor to VSS				
VBAT	6	I	Battery voltage sense input. Connect to pack positive terminal through a resistor.				
NC	4	_	Do not connect to any external circuit. This pin may have internal connections used for test purpose.				
ILIM	ILIM 7		Input over-current threshold programming. An optional external resistor can be used to increase input over-current threshold. Connect a resistor to VSS to increase the OCP threshold.				
VSS	2	_	Ground terminal				
PGATE	3	0	Gate drive for optional external P-FET				
CE	5	I	Chip enable input. Active low. When $\overline{\text{CE}}=$ High, the input FET is off. Internally pulled down.				
ThermalPAD		-	There is an internal electrical connection between the exposed thermal pad and the VSS pin of the device. The thermal pad must be connected to the same potential as the VSS pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. VSS pin must be connected to ground at all times.				


Submit Documentation Feedback

Copyright © 2009, Texas Instruments Incorporated



TYPICAL OPERATING PERFORMANCE

Test conditions (unless otherwise noted) for typical operating performance are: $V_{IN} = 5$ V, $C_{IN} = 1$ μF , $C_{OUT} = 1\mu F$, $R_{BAT} = 100$ k Ω , $R_{OUT} = 16\Omega$, $T_A = 25$ °C (see Figure 1 - Typical Application Circuit)






Figure 4. Normal Power-On Showing Soft-Start. V_{IN} 0 V to 6.0 V, t_R = 20 μs

Figure 5. Power-On with Input Overvoltage. V_{IN} 0 V to 12.0 V, t_{R} = 50 μs





Figure 6. bq24308 OVP Response for Input Step. V_{IN} 5 V to 8 V, t_R = 3 μ s.



TYPICAL OPERATING PERFORMANCE



V_{IN}


toN(oVP)

Vout

2.00ms | 50.0M5/s | HXXX €-b>
| IN points | HXXX €-b>

Figure 7. OUT Pin Response to Slow Input Ramp.

Figure 8. bq24308 Recovery from Input OVP. V_{IN} 8 V to 5 V, t_F = 100 μs






Figure 9. OCP, Powering up with OUT Pin Shorted to VSS

Figure 10. OCP, Showing Current Limiting, R_{OUT} 16 Ω to 2.8 Ω








Figure 11. OCP, Showing Current Limiting and OCP Blanking. R_{OUT} 16 Ω to 2.8 Ω

Figure 12. Zoom-in on Turn-off Region of Figure 11, Showing Soft-Stop




Figure 13. Battery OVP. V_{VBAT} Steps from 4.3 V to 4.5 V. Shows t_{DGL(BOVP)} and Soft-Stop

Copyright © 2009, Texas Instruments Incorporated Submit Docum



UNDERVOLTAGE LOCKOUT vs FREE-AIR TEMPERATURE 2.75 2.7 V_{IN} Increasing 2.65 V_{UVLO}, V_{HYS-UVLO} - V 2.6 2.55 2.5 V_{IN} Decreasing 2.45 2.4 -50 -30 -10 30 50 90 110

Figure 14.

Temperature - °C




Figure 15.




Figure 16.

50

Temperature - °C

100




Figure 17.

10






Figure 18.




Figure 19.




Figure 20.




Figure 21.



PGATE VOLTAGE VS INPUT VOLTAGE 18 16 14 12 2 0 0 5 10 15 V_{IN}-V

Figure 22.



DETAILED FUNCTIONAL DESCRIPTION

The bg24308 is a highly integrated circuit designed to provide protection to Li-ion batteries from failures of the charging circuit. The IC continuously monitors the input voltage, the input current and the battery voltage. In case of an input over-voltage condition, the IC immediately removes power from the charging circuit by turning off an internal switch. In the case of an over-current condition, it limits the current to a safe value for a blanking duration before turning the switch off. Additionally, the IC also monitors its own die temperature and switches off if it becomes too hot.

The input and over-current threshold is user-programmable. The IC can be controlled by a processor using the CE pin.

POWER DOWN

The device remains in power down mode when the input voltage at the IN pin is below the under-voltage lock-out threshold, VUVLO. The FET Q1 (see Figure 3) connected between IN and OUT pins is off.

POWER-ON RESET

The device resets all internal timers when the input voltage at the IN pin exceeds the UVLO threshold. The gate driver for the external P-FET is enabled. The IC then waits for duration t_{DGL(PGOOD)} for the input voltage to stabilize. If, after t_{DGL(PGOOD)}, the input voltage and battery voltage are safe, FET Q1 is turned ON. The IC has a soft-start feature to control the inrush current. This soft-start minimizes voltage ringing at the input (the ringing occurs because the parasitic inductance of the adapter cable and the input bypass capacitor form a resonant circuit). Figure 4 shows the power-up behavior of the device. Because of the deglitch time at power-on, if the input voltage rises rapidly to beyond the OVP threshold, the device will not switch on at all, as shown in Figure 5.

OPERATION

The device continuously monitors the input voltage, the input current and the battery voltage as described in detail in the following sections.

Input Overvoltage Protection

If the input voltage rises above VOVP, the internal FET Q1 is turned off, removing power from the circuit. As shown in Figure 6 to Figure 7, the response is very rapid, with the FET turning off in less than a microsecond. When the input voltage returns below $V_{OVP} - V_{hys(OVP)}$ (but is still above UVLO), the FET Q1 is turned on again after a deglitch time of t_{ON(OVP)} to ensure that the input supply has stabilized. Figure 8 shows the recovery from input OVP.

Input Overcurrent Protection

The device can supply load current up to I_{OCP} continuously. If the load current tries to exceed this threshold, the current is limited to I_{OCP} for a maximum duration of t_{BLANK(OCP)}. If the load current returns to less than I_{OCP} before t_{BLANK(OCP)} times out, the device continues to operate (see Figure 9). However, if the overcurrent situation persists for t_{BLANK(OCP)}, FET Q1 is turned off for a duration of t_{REC(OCP)}. It is then turned on again and the current is monitored all over again (see Figure 10 and Figure 11).

To prevent the input voltage from spiking up due to the inductance of the input cable, Q1 is not turned off rapidly in an overcurrent fault condition. Instead, the gate drive of Q1 is reduced slowly, resulting in a "soft-stop", as shown in Figure 12. The over-current threshold can be programmed to level greater than I_{OCP} by connecting a resistor $R_{(ILIM)}$ from the I_{LIM} pin to V_{SS} . The programmed over-current threshold is given by $I_{OCP(program)} = I_{OCP}$ + $K_{ILIM} \div R_{(ILIM)}$.

Battery Overvoltage Protection

The battery overvoltage threshold B_{VOVP} is internally set to 4.35V. If the battery voltage exceeds the B_{VOVP} threshold for longer than t_{DGL(BOVP)}, FET Q1 is turned off (see **Figure 13**). This switch-off is also a soft-stop. Q1 is turned ON (soft-start) once the battery voltage drops to B_{VOVP} – V_{HYS-BOVP}.

Copyright © 2009, Texas Instruments Incorporated



Thermal Protection

If the junction temperature of the device exceeds $T_{J(OFF)}$, FET Q1 is turned off. The FET is turned back on when the junction temperature falls below $T_{J(OFF)} - T_{J(OFF-HYS)}$.

Enable Function

The IC has an enable pin which can <u>be</u> used to enable or disable the device. When the $\overline{\text{CE}}$ pin is driven high, the internal FET is turned off. When the $\overline{\text{CE}}$ pin is low, the FET is turned on if other conditions are safe. The $\overline{\text{CE}}$ pin has an internal pull-down resistor of 200 k Ω (typical) and can be left floating.






Figure 23. State Diagram



APPLICATION INFORMATION

Selection of R_{BAT}:

It is strongly recommended that the battery not be tied directly to the VBAT pin of the device, as under some failure modes of the IC, the voltage at the IN pin may appear on the VBAT pin. This voltage can be as high as 30V, and applying 30V to the battery in case of the failure of the device can be hazardous. Connecting the VBAT pin through R_{BAT} prevents a large current from flowing into the battery in case of failure of the IC. In the interests of safety, R_{BAT} should have a very high value. The problem with a large R_{BAT} is that the voltage drop across this resistor because of the VBAT bias current I_{VBAT} causes an error in the BV_{OVP} threshold. This error is over and above the tolerance on the nominal 4.35V BV_{OVP} threshold.

Choosing R_{BAT} in the range $100 K\Omega$ to $470 k\Omega$ is a good compromise. In the case of IC failure, with R_{BAT} equal to $100 k\Omega$, the maximum current flowing into the battery would be $(30 V - 3 V) \div 100 k\Omega = 270 \mu A$, which is low enough to be absorbed by the bias currents of the system components. R_{BAT} equal to $100 k\Omega$ would result in a worst-case voltage drop of R_{BAT} X $I_{VBAT} \approx 1 mV$. This is negligible compared to the internal tolerance of 50 mV on the BV_{OVP} threshold.

If the Bat-OVP function is not required, the VBAT pin should be connected to VSS.

Selection of R_{CE}:

The $\overline{\text{CE}}$ pin can be used to enable and disable the IC. If host control is not required, the $\overline{\text{CE}}$ pin can be tied to ground or left un-connected, permanently enabling the device.

In applications where external control is required, the $\overline{\text{CE}}$ pin can be controlled by a host processor. As in the case of the VBAT pin (see above), the $\overline{\text{CE}}$ pin should be connected to the host GPIO pin through a resistor as large as possible. The limitation on the resistor value is that the minimum V_{OH} of the host GPIO pin less the drop across the resistor should be greater than V_{IH} of the bq24308 $\overline{\text{CE}}$ pin. The drop across the resistor is given by R_{CE} X I_{IH} .

Selection of Input and Output Bypass Capacitors:

The input capacitor C_{IN} in **Figure 1** and **Figure 2** is for decoupling, and serves an important purpose. Whenever there is a step change downwards in the system load current, the inductance of the input cable causes the input voltage to spike up. C_{IN} prevents the input voltage from overshooting to dangerous levels. It is strongly recommended that a ceramic capacitor of at least $1\mu F$ be used at the input of the device. It should be located in close proximity to the IN pin.

 C_{OUT} in **Figure 1** and **Figure 2** is also important: If a very fast (< 1µs rise-time) overvoltage transient occurs at the input, the current that charges C_{OUT} causes the device's current-limiting loop to kick in, reducing the gate-drive to FET Q1. This results in improved performance for input overvoltage protection. C_{OUT} should also be a ceramic capacitor of at least 1µF, located close to the OUT pin. C_{OUT} also serves as the input decoupling capacitor for the charging circuit downstream of the protection IC.

PCB Layout Guidelines:

- 1. This device is a protection device, and is meant to protect down-stream circuitry from hazardous voltages. Potentially, high voltages may be applied to this IC. It has to be ensured that the edge-to-edge clearances of PCB traces satisfy the design rules for the maximum voltages expected to be seen in the system.
- 2. The device uses SON packages with a PowerPAD™. For good thermal performance, the PowerPAD should be thermally coupled with the PCB ground plane. In most applications, this will require a copper pad directly under the IC. This copper pad should be connected to the ground plane with an array of thermal vias.
- 3. C_{IN} and C_{OUT} should be located close to the IC. Other components like R_{BAT} should also be located close to the IC.

Submit Documentation Feedback

Copyright © 2009, Texas Instruments Incorporated



REVISION HISTORY

NOTE: Page numbers of current version may differ from previous versions.

CI	hanges from Original (September 2009) to Revision A	Page
•	Changed Units from V to A for Input and Output Current spec in Absolute Maximum Ratings table	<u>2</u>
•	Added ESD Withstand voltage specifications to Absolute Maximum Ratings table.	2
•	Changed V _{O(REG)} test condition, I _{OUT} value from 50 mA to 250 mA	3
•	Added $T_J = 0$ °C to 125°C to test conditions for I_{OCP} spec.	3
•	Changed Q _{EXT} device symbol in the Input Reverse-Polarity Protection schematic.	4



PACKAGE OPTION ADDENDUM

www.ti.com 8-Dec-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins P	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
BQ24308DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24308DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Sep-2010

TAPE AND REEL INFORMATION





Α	0	Dimension designed to accommodate the component width
В	0	Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
٧	٧	Overall width of the carrier tape
ГР	1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24308DSGR	WSON	DSG	8	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
BQ24308DSGT	WSON	DSG	8	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2

www.ti.com 2-Sep-2010




*All dimensions are nominal

Device	e Package Type Package Drawing Pins		SPQ	Length (mm)	Width (mm)	Height (mm)	
BQ24308DSGR	WSON	DSG	8	3000	195.0	200.0	45.0
BQ24308DSGT	WSON	DSG	8	250	195.0	200.0	45.0

DSG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-229.



DSG (S-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4208347/E 11/10

NOTE: A. All linear dimensions are in millimeters



DSG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps