

# SMBus-Controlled Multi-Chemistry Battery Charger With Integrated Power MOSFETs

Check for Samples :bq24765

#### **FEATURES**

- Integrated Power MOSFETs, NMOS-NMOS, Synchronous Buck Converter
- >95% Efficiency
- Frequency 700kHz Allows Smaller Inductor (5mm x 5mm)
- Thermal Regulation Loop for Safety, Limit T<sub>J</sub> = 120°C
- Adaptive Driver Dead-time and 99.5%
   Maximum Effective Duty Cycle
- High-Accuracy Voltage and Current Regulation
  - ±0.5% Charge Voltage Accuracy
  - ±3% Charge Current Accuracy
  - ±3% Adapter Current Accuracy
  - ±2% Input Current Sense Amp Accuracy
- Integration
  - Integrated Power MOSFETs
  - Input Current Comparator
  - Internal Soft-Start
- Safety
  - Thermal Regulation Loop and Thermal Shutdown
  - Dynamic Power Management (DPM)
  - Power FETs Over Current Protection
- 7 V–24 V AC/DC-Adapter Operating Range
- Simplified SMBus Control
  - Charge Voltage DAC (1.024 V–19.2 V)
  - Charge Current DAC (128 mA-8.064 A)
  - Adapter Current Limit DPM DAC (256 mA-11.008 A)
- Status and Monitoring Outputs
  - AC/DC Adapter Present with Adjustable Voltage Threshold
  - Input Current Comparator, With Adjustable Threshold and Hysteresis
  - Current Sense Amplifier for Current Drawn From Input Source
- Charge Any Battery Chemistry: Li+, LiFePO4, NiCd, NiMH, Lead Acid (2, 3, and 4 Li-lon Cells)
- Charge Enable Pin (CE)
- Energy Star Low Iq


- < 10-μA Battery Current with Adapter Removed
- < 1 mA Input DCINA Current When Adapter Present and Charge Disabled
- 34-pin, 3.5mmx7mm QFN Package

#### **APPLICATIONS**

- Notebook and Ultra-Mobile Computers
- Portable Data-Capture Terminals
- Portable Printers
- Medical Diagnostics Equipment
- · Battery Bay Chargers
- Battery Back-up Systems

#### DESCRIPTION

The bq24765 is a high-efficiency, synchronous battery charger with two integrated  $30m\Omega$  NMOS power MOSFETs, and an integrated input current comparator, offering low component count for space-constraint, multi-chemistry battery charging applications. Input current, charge current, and charge voltage DACs allow for very high regulation accuracies that can be easily programmed by the system power management micro-controller using SMBus. The bq24765 has switching frequency of 700kHz. The bq24765 charges 2, 3, or 4 series Litcells, and is available in a 34-pin, 3.5mmx7mm QFN package.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **DESCRIPTION (CONTINUED)**

The bq24765 features Dynamic Power Management (DPM) and input power limiting. These features reduce battery charge current when the input power limit is reached to avoid overloading the AC adaptor when supplying the load and the battery charger simultaneously. A high-accuracy current sense amplifier enables accurate measurement of input current from the AC adapter, allowing monitoring the overall system power. If the adapter current is above the programmed low-power threshold, a signal is sent to host so that the system optimizes its power performance according to what is available from the adapter. An integrated comparator allows monitoring the input current through the current sense amplifier, and indicating when the input current exceeds a programmable threshold limit. The bq24765 features a thermal regulation loop to reduce battery charge current when the  $T_j$  limit is reached. This feature protects internal power FETs from overheating when charging with high current.

#### TYPICAL APPLICATIONS

 $V_{IN} = 20 \text{ V}, V_{BAT} = 4\text{-cell Li-Ion}, I_{CHARGE} = 4.5 \text{ A}, Idpm = 5\text{A}$ 




Figure 1. Typical System Schematic, Using Internal Input Current Comparator



#### ORDERING INFORMATION(1)

PART NUMBER	PART NUMBER PACKAGE		QUANTITY
h~24765	DUV 24 Din 2 Fmm v 7mm OFN	bq24765RUVR	3000
bq24765	RUV 34 Pin, 3. 5mm x 7mm QFN	bg24765RUVT	250

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

#### PACKAGE THERMAL DATA(1)

P	ACKAGE	$\theta_{\sf JP}$	$\theta_{JA}$	POWER RATING $T_A = 25^{\circ}C$ , $T_{J_{max}} = 125^{\circ}C$	DERATING FACTOR ABOVE $T_A = 25$ °C, $T_{J_max} = 125$ °C
QFI	N – RUV <sup>(2)</sup>	5.3°C/W	38.5°C/W	2.60 W	0.026 W/°C

- (1) This data is based on using the JEDEC High-K board and the exposed die pad is connected to a copper pad on the board. This is connected to the ground plane by a 2x3 via matrix
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

#### Table 1. Pin Functions - 34-Pin QFN

	PIN	FUNCTION
NO.	NAME	FUNCTION
1	PGND	Power ground. Connection to source of integrated low-side power MOSFET. On PCB layout, connect to ground connection of input and output capacitors of the charger. Only connect to AGND through the power-pad underneath the IC.
2	DCINP	High current input for IC power positive supply, and connection to drain of high-side power MOSFET. Place two 10uF ceramic capacitors from DCINP to PGND pin close to the IC.
3	DCINP	High current input for IC power positive supply, and connection to drain of high-side power MOSFET. Place two 10uF ceramic capacitors from DCINP to PGND pin close to the IC.
4	DCINP	High current input for IC power positive supply, and connection to drain of high-side power MOSFET. Place two 10uF ceramic capacitors from DCINP to PGND pin close to the IC.
5	CSSN	Adapter current sense resistor, negative input. An optional 0.1-uF ceramic capacitor is placed from CSSN pin to AGND for common-mode filtering. A 0.1-uF ceramic capacitor is placed from CSSN to CSSP to provide differential-mode filtering.
6	CSSP	Adapter current sense resistor, positive input. A 0.1-uF ceramic capacitor is placed from CSSP pin to AGND for common-mode filtering. A 0.1-uF ceramic capacitor is placed from CSSN to CSSP to provide differential-mode filtering.
7	VREF	3.3V regulated voltage output. Place a 1uF ceramic capacitor from VREF to AGND pin close to the IC. This voltage could be used for programming the ICREF threshold. VREF can directly connect to VDDSMB as SMBus supply, or serve as pull up supply rail for CE, ACOK and ICOUT.
8	ICREF	Low power voltage set input. Connect a resistor divider from VREF to ICREF, and AGND to program the reference for the LOPWR comparator. The ICREF pin voltage is compared to the VICM pin voltage and the logic output is given on the ICOUT open-drain pin. Connecting a positive feedback resistor from ICREF pin to ICOUT pin programs the hysteresis.
9	ACIN	Adapter detected voltage set input. Program the adapter detect threshold by connecting a resistor divider from adapter input to ACIN pin to AGND pin. ACOK open-drain output is pulled high and charge is allowed when ACIN pin voltage is greater than 2.4V. VREF regulator and VICM current sense amplifier are active when ACIN pin voltage is greater than 0.6V, and DCINA>V <sub>DCIN_UVLO</sub> .
10	EAO	Error Amplifier Output for compensation. Connect the feedback compensation components from EAO to EAI. Typically, a capacitor in parallel with a series resistor and capacitor. This node is internally compared to the PWM saw-tooth oscillator signal.
11	EAI	Error Amplifier Input for compensation. Connect the feedback compensation components from EAI to EAO. Connect the input compensation from FBO to EAI.
12	FBO	Feedback Output for compensation. Connect the input compensation from FBO to EAI. Typically, a resistor in parallel with a series resistor and capacitor.
13	CE	Charge enable active-high logic input. HI enables charge. LO disables charge. Pull up CE using 10kOhm resistor or connect directly to VREF to enable charger.
14	VICM	Adapter current sense amplifier output. VICM voltage is 20 times the differential voltage across CSSP-CSSN. Place a 100pF (max) or less ceramic decoupling capacitor from VICM to AGND.

Copyright © 2009, Texas Instruments Incorporated

Submit Documentation Feedback



# Table 1. Pin Functions – 34-Pin QFN (continued)

PIN									
NO.	NAME	FUNCTION							
15	SDA	SMBus Data input. Connect to SMBus data line from the host controller. A 10-kohm pull-up resistor to the host controller power rail is needed.							
16	SCL	SMBus Clock input. Connect to SMBus clock line from the host controller. A 10-kohm pull-up resistor to the host controller power rail is needed.							
17	VDDSMB	Input voltage for SMBus logic. Connect a 3.3V always supply rail, or 5V always rail to VDDSMB pin. Connect a 0.1uF ceramic capacitor from VDDSMB to AGND for decoupling.							
18	ACOK	Valid adapter active-high detect logic open-drain output. Pulled HI when Input voltage is above ACIN programmed threshold and DCINA is above UVLO threshold. Connect a 10-kΩ pull-up resistor from ACOK pin to pull-up supply rail.							
19	AGND	Analog Ground. On PCB layout, connect to the analog ground plane, and only connect to PGND through the power-pad underneath the IC.							
20	VFB	Battery voltage remote sense. Directly connect a Kelvin sense trace from the battery pack positive terminal to the VFB pin to accurately sense the battery pack voltage. Place a 0.1-uF capacitor from VFB to AGND close to the IC to filter high frequency noise.							
21	CSON	Charge current sense resistor, negative input. An optional 0.1-uF ceramic capacitor is placed from CSON pin to AGND for common-mode filtering. A 0.1-uF ceramic capacitor is placed from CSON to CSOP to provide differential-mode filtering. The capacitor of the output LC filter is placed on CSON.							
22	CSOP	Charge current sense resistor, positive input. A 0.1-uF ceramic capacitor is placed from CSOP pin to AGND for common mode filtering. A 0.1-uF ceramic capacitor is placed from CSON to CSOP to provide differential-mode filtering.							
23	ICOUT	Low power mode detect active-high open-drain logic output. Place a 10kohm pull-up resistor from ICOUT pin to the pull-up voltage rail. Place a positive feedback resistor from ICOUT pin to ICREF pin for programming hysteresis. The output is HI when VICM pin voltage is lower than ICREF pin voltage. The output is LO when VICM pin voltage is higher than ICREF pin voltage.							
24	VDDP	PWM low side driver positive 6V supply output. Connect a 1uF ceramic capacitor from VDDP to PGND pin, close to the IC. Use for high-side driver bootstrap voltage by connecting a small signal Schottky diode from VDDP to BOOT.							
25	DCINA	Analog sense of IC power positive supply for internal reference bias circuit. Connect directly to adapter input, or to diode-OR point of adapter and battery. Place a $20\Omega$ and $0.5$ uF ceramic capacitor filter from adapter to AGND pin close to the IC and connect to DCINA on the node between the resistor and capacitor.							
26	BOOT	PWM high side driver positive supply. Connect a 0.1uF bootstrap ceramic capacitor from BOOT to PHASE. Connect a small bootstrap Schottky diode from VDDP to BOOT.							
27	PHASE	Phase switching node (junction of the integrated high-side power MOSFET source and the integrated low-side power MOSFET drain). Connect to the output inductor. Connect the 0.1uF bootstrap ceramic capacitor from PHASE to BOOT.							
28	PHASE	Phase switching node (junction of the integrated high-side power MOSFET source and the integrated low-side power MOSFET drain). Connect to the output inductor. Connect the 0.1uF bootstrap ceramic capacitor from PHASE to BOOT							
29	PHASE	Phase switching node (junction of the integrated high-side power MOSFET source and the integrated low-side power MOSFET drain). Connect to the output inductor. Connect the 0.1uF bootstrap ceramic capacitor from PHASE to BOOT							
30	PHASE	Phase switching node (junction of the integrated high-side power MOSFET source and the integrated low-side power MOSFET drain). Connect to the output inductor. Connect the 0.1uF bootstrap ceramic capacitor from PHASE to BOOT.							
31	PHASE	Phase switching node (junction of the integrated high-side power MOSFET source and the integrated low-side power MOSFET drain). Connect to the output inductor. Connect the 0.1uF bootstrap ceramic capacitor from PHASE to BOOT.							
32	PGND	Power ground. Connection to source of integrated low-side power MOSFET. On PCB layout, connect to ground connection of in put and out put capacitors of the charger. Only connect to AGND through the power-pad underneath the IC.							
33	PGND	Power ground. Connection to source of integrated low-side power MOSFET. On PCB layout, connect to ground connection of in put and out put capacitors of the charger. Only connect to AGND through the power-pad underneath the IC							
34	PGND	Power ground. Connection to source of integrated low-side power MOSFET. On PCB layout, connect to ground connection of in put and out put capacitors of the charger. Only connect to AGND through the power-pad underneath the IC.							
	Power Pad	Exposed pad beneath the IC. AGND and PGND star-connected only at the Power Pad plane. Always solder Power Pad to the board, and have vias on the Power Pad plane connecting to AGND and PGND planes. It also serves as a thermal pad to dissipate heat.							

Submit Documentation Feedback

Copyright © 2009, Texas Instruments Incorporated



#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1) (2)

		VALUE	UNIT
	DCINP, DCINA, CSOP, CSON, CSSP, CSSN, VFB, ACOK	-0.3 to 30	
	PHASE	-1 to 30	
Valtaga ranga	EAI, EAO, FBO, VDDP, ACIN, VICM, ICOUT, ICREF, CE	PN, CSSP, CSSN, VFB, ACOK  -0.3 to 30 -1 to 30 -1 to 30 -0.3 to 7 -0.3 to 6 -0.3 to 3.6 -0.3 to 3.6 -0.3 to 3.6 -0.5 to 0.5 -0.5 to 0.5 -40 to 155	V
Voltage range	VDDSMB, SDA, SCL	-0.3 to 6	V
	VREF	-0.3 to 3.6	
	BOOT (with respect to AGND and PGND)	-0.3 to 36	
Maximum differ	ence voltage: CSOP-CSON, CSSP-CSSN	-0.5 to 0.5	V
Junction tempe	rature range	-40 to 155	°C
Storage temper	ature range	-55 to 155	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

		MIN	NOM MAX	UNIT
	PHASE	-1	24	
Voltage range	DCINP, DCINA, CSOP, CSON, CSSP, CSSN, VFB, ACOK	0	24	
	VDDP	0	6.5	
Voltage range	VREF		3.3	V
	VDDSMB, SDA, SCL	0	5.5	
	EAI, EAO, FBO, ACIN, VICM, ICOUT, ICREF, CE	0	5.5	
	BOOT (with respect to GND and PGND)	0	30	
Maximum differe	ence voltage: CSOP-CSON, CSSP-CSSN	-0.3	0.3	V
Junction temper	ature range	-40	125	°C
Storage tempera	ature range	-55	150	°C

Product Folder Link(s): bq24765

<sup>(2)</sup> All voltages are with respect to AGND and PGND if not specified. Currents are positive into, and negative out of the specified terminal. Consult Packaging Section of the data book for thermal limitations and considerations of packages.



## **ELECTRICAL CHARACTERISTICS**

 $7.0~V \leq V(DCINA) \leq 24~V,~0^{\circ}C < T_{J} < +125^{\circ}C,~typical~values~are~at~T_{A} = 25^{\circ}C,~with~respect~to~AGND~(unless~otherwise~noted)$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATING CON	DITIONS				<u> </u>	
V <sub>DCIN_OP</sub>	DCINA/DCINP input voltage operating range		7		24	V
CHARGE VOLTAG	SE REGULATION					
$V_{VFB\_OP}$	VFB input voltage range		0		DCINA	V
		ChargeVoltage() = 0x41A0	16.716	16.8	16.884	V
		gg(/	-0.5%		0.5%	
/ <sub>VFB_REG_ACC</sub>	VFB charge voltage regulation	ChargeVoltage() = 0x3130	12.529	12.592	12.655	V
W.B_NEG_NGG	accuracy	3 0 11	-0.5%		0.5%	
		ChargeVoltage() = 0x20D0	8.350	8.4	8.450	V
	Charge valtage regulation renge		-0.6%		0.6%	V
	Charge voltage regulation range		1.024		19.2	V
JHARGE CURREN	Charge current regulation	// _ // Maximum charge current				
V <sub>IREG_CHG_RNG</sub>	differential voltage range	$V_{IREG\_CHG}$ = $V_{CSOP}$ – $V_{CSON}$ , Maximum charge current is 8.064A with 10m $\!\Omega$ sense resistor.	0		8064	mV
		ChargeCurrent() = 0v0E90		3968		mA
		ChargeCurrent() = 0x0F80	-3%		3%	
	Charge current regulation accuracy	ChargeCurrent() = 0x0800		2048		mA
loupo peo 400		Charge Current() = 0x0000	-5%		5%	
CHRG_REG_ACC	Charge current regulation accuracy	ChargeCurrent() = 0x0200		512		mA
		OndrigoContent() = 0x0200	-25%		25%	
		ChargeCurrent() = 0x0080		128		mA
		J v	-33%		33%	
NPUT CURRENT						
V <sub>IREG_DPM_RNG</sub>	Adapter current regulation differential voltage range	$V_{IREG\_DPM} = V_{CSSP} - V_{CSSN}$	0		110.08	mV
				4096		mA
		InputCurrent() ≥ 0x0800	-3%		3%	
		InputCurrent() = 0x0400		2048		mA
•	Input ourrent regulation accuracy		-5%		5%	
CHRG_REG_ACC  NPUT CURRENT R  /IREG_DPM_RNG  INPUT_REG_ACC  IHERMAL REGULA  I_J_REG_ACC  /VREF_REGULATOR  /VREF_REG  VREF_LIIM //DDP REGULATOR	input current regulation accuracy	InputCurrent() = 0x0100		512		mA
		inputourient() = 0x0100	-25%		25%	
		InputCurrent() = 0x0080		256		mA
INPUT CURRENT REGULATION  VIREG_DPM_RNG Adapter current regulation differential voltage range  INPUT_REG_ACC Input current regulation accuracy  THERMAL REGULATION  T_J_REG_ACC Junction temperature regulation accuracy  VREF REGULATOR			-33%		33%	
THERMAL REGUL	-				1	
$T_{J\_REG\_ACC}$		CE=High; Charging	110	120	130	°C
VREF REGULATO						
V <sub>VREF_REG</sub>	VREF regulator voltage	V <sub>DCIN</sub> > V <sub>DCIN_UVLO</sub> ; V <sub>ACIN</sub> > 0.6V	3.267	3.3	3.333	V
VREF_LIM	VREF current limit	V <sub>VREF</sub> = 0 V, V <sub>DCIN_UVLO</sub> ; V <sub>ACIN</sub> > 0.6 V	35		75	mA
VDDP REGULATO	)R					
$V_{VDDP\_REG}$	VDDP regulator voltage	$V_{DCIN} > V_{DCIN\_UVLO}$ ; $V_{ACIN} > 2.4V$ , CE=High	5.7	6.0	6.3	V
	VDDP current limit	$\begin{split} V_{VDDP} &= 0\text{V},  V_{DCIN} > V_{DCIN\_UVLO}; \\ V_{ACIN} &> 2.4\text{V},  \text{CE=High} \end{split}$	90		135	m^
I <sub>VDDP_LIM</sub>	VDDF CUITEIR IIIIIR	$V_{VDDP} = 5V$ , $V_{DCIN} > V_{DCIN\_UVLO}$ ; $V_{ACIN} > 2.4V$ , $CE=High$	80			mA

Submit Documentation Feedback

Copyright © 2009, Texas Instruments Incorporated



# **ELECTRICAL CHARACTERISTICS (continued)**

 $7.0 \text{ V} \le \text{V(DCINA)} \le 24 \text{ V}, 0^{\circ}\text{C} < \text{T}_{\perp} < +125^{\circ}\text{C}$ , typical values are at  $\text{T}_{\Delta} = 25^{\circ}\text{C}$ , with respect to AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADAPTER CURRE	NT SENSE AMPLIFIER					
V <sub>CSSP/N_OP</sub>	Input common mode range	Voltage on CSSP/CSSN	0		24	V
V <sub>VICM</sub>	VICM output voltage range		0		2	V
I <sub>VICM</sub>	VICM Output Current		0		1	mA
A <sub>VICM</sub>	Current sense amplifier voltage gain	$A_{VICM} = V_{VICM} / V_{IREG\_DPM}$		20		V/V
		V <sub>IREG_DPM</sub> = V(CSSP-CSSN) ≥ 40 mV	-2%		2%	
		V <sub>IREG_DPM</sub> = V(CSSP-CSSN) = 20 mV	-3%		3%	
	Adapter current sense accuracy	V <sub>IREG_DPM</sub> = V(CSSP-CSSN) = 5 mV	-25%		25%	
		V <sub>IREG_DPM</sub> = V(CSSP-CSSN) = 1.5 mV	-33%		33%	
I <sub>VICM_LIM</sub>	Output current limit	V <sub>VICM</sub> = 0 V	1			mA
C <sub>VICM_MAX</sub>	Maximum output load capacitance	For stability with 0 mA to 1 mA load			100	pF
	OR (Adapter Detect)					
V <sub>DCIN_VFB_OP</sub>	Differential voltage from DCINA to VFB		-20		24	V
V <sub>ACIN_CHG</sub>	ACIN rising threshold	Min voltage to enable charging, V <sub>ACIN</sub> rising	2.376	2.40	2.424	V
V <sub>ACIN_CHG_HYS</sub>	ACIN falling hysteresis	V <sub>ACIN</sub> falling		40		mV
	ACIN rising deglitch (1)	V <sub>ACIN</sub> rising		100		μs
V <sub>ACIN_BIAS</sub>	Adapter present rising threshold	Min voltage to enable all bias, V <sub>ACIN</sub> rising	0.56	0.62	0.68	V
V <sub>ACIN BIAS HYS</sub>	Adapter present falling hysteresis	V <sub>ACIN</sub> falling		20		mV
V(DCIN-VFB) CON	IPARATOR (Reverse Discharging Prot	ection)				
V <sub>DCIN-VFB</sub> FALL	DCIN to VFB falling threshold	V <sub>DCIN</sub> – V <sub>VFB</sub> falling	140	185	240	mV
V <sub>DCIN-VFB</sub> HYS	DCIN to VFB hysteresis			50		mV
<del>-</del>	DCIN to VFB rising deglitch	V <sub>DCIN</sub> - V <sub>VFB</sub> > V <sub>DCIN-VFB_RISE</sub>		1		ms
VFB OVERVOLTAG	GE COMPARATOR					
V <sub>OV_RISE</sub>	Over-voltage rising threshold	As percentage of V <sub>VFB_REG</sub>		104%		
V <sub>OV_FALL</sub>	Over-voltage falling threshold	As percentage of V <sub>VFB_REG</sub>		102%		
VFB BATSHORT C	OMPARATOR (Undervoltage)					
V <sub>VFB</sub> SHORT RISE	VFB short rising threshold		2.6	2.7	2.85	V
V <sub>VFB</sub> SHORT HYS	VFB short falling hysteresis			250		mV
V <sub>VFB</sub> SHORT ICHG	VFB short precharge current		60	220		mA
VFB BATLOWV CO	OMPARATOR					
V <sub>VFB_LOWV_RISE</sub>	VFB LOWV rising threshold		3.9	4	4.1	V
V <sub>VFB LOWV HYS</sub>	VFB LOWV falling hysteresis			400		mV
	VFB LOWV one-shot reset time	Time to time charger		2		ms
V <sub>VFB_LOWV_ICHG</sub>	VFB LOWV max DAC output	VFB falling, on 10mΩ resistor			3	Α
	URRENT COMPARATOR – Average cu					
	Charge overcurrent falling threshold	V(CSOP-CSON) > 33mV, as percentage of I <sub>REG_CHG</sub>		145%		
	Minimum current limit	V(CSOP-CSON) < 33mV		50		mV
	Internal filter pole frequency			160		kHz
CHARGE OVER-CI	URRENT COMPARATOR - Cycle-by-C	ycle Maximum current using High-Side SenseFet				
V <sub>OCP_CycleByCycle</sub>	Charge over-current rising threshold, latches off high-side MOSFET until next cycle.	High-side drain current rising-edge.	8	10	12	Α

<sup>(1)</sup> Verified by design.



# **ELECTRICAL CHARACTERISTICS (continued)**

 $7.0~V \leq V(DCINA) \leq 24~V,~0^{\circ}C < T_{J} < +125^{\circ}C,~typical~values~are~at~T_{A} = 25^{\circ}C,~with~respect~to~AGND~(unless~otherwise~noted)$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DCIN INPUT UNDE	RVOLTAGE LOCK-OUT COMPARATO	R (UVLO)				
V <sub>DCIN_UVLO</sub>	DCINA undervoltage rising threshold	Measure on DCINA pin	3.5	4	4.5	V
V <sub>DCIN_UVLO_HYS</sub>	DCINA undervoltage hysteresis, falling			260		mV
INPUT CURRENT C	OMPARATOR					
V <sub>ICCOMP_OFFSET</sub>	AC low power mode comparator offset voltage	On ICREF	-8		8	mV
THERMAL SHUTDO	OWN COMPARATOR					
T <sub>SHUT</sub>	Thermal shutdown threshold with rising temperature	Temperature rising		155		200
T <sub>SHUT_HYS</sub>	Thermal shutdown hysteresis, falling	Temperature falling		20		°C
PWM HIGH SIDE P	OWER MOSFET					
-	High side power MOSFET drain to	$V_{BOOT} - V_{PHASE} = 5.5 \text{ V}$ , Drain current = 4 A, $T_{J} = 25^{\circ}\text{C}$		27	32	
R <sub>DSON_HI</sub>	source on resistance	$V_{BOOT} - V_{PHASE} = 5.5 \text{ V}$ , Drain current = 4 A, $T_J = 0$ to 125°C		27	46	mΩ
V <sub>BOOT_REFRESH</sub>	Bootstrap refresh comparator threshold voltage	V <sub>BOOT</sub> – V <sub>PHASE</sub> when low side refresh pulse is requested	4			V
I <sub>BOOT_LEAK</sub>	BOOT leakage current	High Side is on; Charge enabled			200	μA
PWM LOW SIDE PO	OWER MOSFET					
D.	Low side power MOSFET drain to	V <sub>VDDP</sub> = 6 V, Drain Current = 4A, T <sub>J</sub> = 25°C		38	45	mΩ
R <sub>DS_LO_ON</sub>	source on resistance	V <sub>VDDP</sub> = 6 V, Drain Current = 4A, T <sub>J</sub> = 0 to 125°C		38	66	11122
PWM DRIVERS TIM	ling					
	Minimum driver dead time	Dead time when switching between High-Side MOSFET and Low-Side MOSFET. Adaptive protective dead-time could be more.		25		ns
PWM OSCILLATOR	₹					
$F_{SW}$	PWM switching frequency		540	700	840	kHz
$V_{RAMP\_OFFSET}$	PWM ramp offset			200		mV
V <sub>RAMP_HEIGHT</sub>	PWM ramp height	As percentage of DCINA		6.67		%DCINA
QUIESCENT CURR	ENT					
I <sub>OFF_STATE</sub>	Total off-state battery current from CSOP, CSON, VFB, DCINA, DCINP, BOOT, PHASE, etc., Adapter removed	$V_{VFB} = 16.8 \text{ V}, V_{ACIN} < 0.6 \text{ V}, V_{DCINA} > 5 \text{ V}, \le T_{J} = 0^{\circ}\text{C to } 85^{\circ}\text{C}$		7	10	μΑ
I <sub>BAT_ON</sub>	Battery on-state quiescent current	V <sub>VFB</sub> = 16.8 V, 0.6V < V <sub>ACIN</sub> < 2.4 V, V <sub>DCINA</sub> > 5 V		1		mA
I <sub>BAT_LOAD_CD</sub>	Internal battery load current,during charge disabled, adapter connected	Charge is disabled: $V_{VFB}$ = 16.8 V, $V_{ACIN}$ > 2.4 V, $V_{DCINA}$ > 5 V		0.5	1	mA
I <sub>BAT_LOAD_CE</sub>	Internal battery load current during charge enabled, charging. CSOP, CSON, VFB, BOOT, PHASE	CE = high, V <sub>VFB</sub> = 16.8 V, V <sub>ACIN</sub> > 2.4 V, V <sub>DCINA</sub> > 5 V	6	10	12	mA
I <sub>AC</sub>	Adapter quiescent current, charge disabled	CE = low, V <sub>DCINA</sub> = 20 V		0.5	1	mA
I <sub>AC_SWITCH</sub>	Adapter switching quiescent current	Charge enabled, V <sub>DCINA</sub> = 20 V, converter switching		25		mA
INTERNAL SOFT S	TART (8 Steps to Regulation Current	ICHG)				
	Soft start steps			8		step
				1.6		ms
	Soft start step time			1.0	1	1115
CHARGER SECTIO	N POWER-UP SEQUENCING			1.0		1115

Submit Documentation Feedback

Copyright © 2009, Texas Instruments Incorporated



# **ELECTRICAL CHARACTERISTICS (continued)**

 $7.0 \text{ V} \leq \text{V(DCINA)} \leq 24 \text{ V}, \ 0^{\circ}\text{C} < \text{T}_{\text{J}} < +125^{\circ}\text{C}, \ \text{typical values are at T}_{\text{A}} = 25^{\circ}\text{C}, \ \text{with respect to AGND (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CHARGE UNDER	CURRENT COMPARATOR (Cycle-by-C	Cycle Synchronous to Non-Synchronous)				
V <sub>UCP</sub>	Cycle-by-cycle Synchronous to Non-Synchronous Transition Threshold	Cycle-by-cycle, (CSOP-CSON) voltage, falling, LGATE turns-off and latches off until next cycle	5	10	15	mV
LOGIC INPUT PIN	CHARACTERISTICS (CE, SDA, SCL)				<u> </u>	
V <sub>IN_LO</sub>	Input low threshold voltage				0.8	V
V <sub>IN_HI</sub>	Input high threshold voltage	Pull-up CE with $\geq 2k\Omega$ resistor, or connect directly to VREF.	2.1			V
V <sub>BIAS</sub>	Input bias current	V = 0 to 7V			1	μA
OPEN-DRAIN LOG	GIC OUTPUT PIN CHARACTERISTICS	(ACOK, ICOUT)			<u> </u>	
V <sub>OUT_LO</sub>	Output low saturation voltage	Sink Current = 5 mA			0.5	V
VDDSMB INPUT S	UPPLY FOR SMBUS					
V <sub>VDDSMB_RANGE</sub>	VDDSMB input voltage range		2.7		5.5	V
V <sub>VDDSMB_UVLO_</sub> Threshold_Rising	VDDSMB undervoltage lockout threshold voltage, rising	V <sub>VDDSMB</sub> Rising	2.4	2.5	2.6	V
V <sub>VDDSMB_UVLO_</sub> Hyst_Rising	VDDSMB undervoltage lockout hysteresis voltage, falling	V <sub>VDDSMB</sub> Falling	100	150	200	mV
I <sub>VDDSMB_Iq</sub>	VDDSMB quiescent current	V <sub>VDDSMB</sub> = SCL = SDA = 3.3 V		20	30	μA

#### **SMB TIMING SPECIFICATIONS**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>R</sub>	SCLK/SDATA rise time				1	μs
t <sub>F</sub>	SCLK/SDATA fall time				300	ns
t <sub>W(H)</sub>	SCLK pulse width high		4		50	μs
$t_{W(L)}$	SCLK Pulse Width Low		4.7			μs
t <sub>SU(STA)</sub>	Setup time for START condition		4.7			μs
t <sub>H(STA)</sub>	START condition hold time after which first clock pulse is generated		4			μs
t <sub>SU(DAT)</sub>	Data setup time		250			ns
t <sub>H(DAT)</sub>	Data hold time		300			ns
t <sub>SU(STOP)</sub>	Setup time for STOP condition		4			μs
t <sub>(BUF)</sub>	Bus free time between START and STOP condition		4.7			μs
F <sub>S(CL)</sub>	Clock Frequency		10		100	kHz
	DMMUNICATION FAILURE		·			
t <sub>timeout</sub>	SMBus bus release timeout		22	25	35	ms
t <sub>BOOT</sub>	Deglitch for watchdog reset signal		10			ms
t <sub>WDI</sub>	Watchdog timeout period		140	170	200	S
OUTPUT	BUFFER CHARACTERISTICS					
V <sub>(SDAL)</sub>	Output LO voltage at SDA, I <sub>(SDA)</sub> = 3 mA				0.4	V

Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback






Figure 2. SMBus Communication Timing Waveforms


#### TYPICAL CHARACTERISTICS










# TYPICAL CHARACTERISTICS (continued)









# CHARGE CURRENT REGULATION vs








Figure 8.

# **TYPICAL CHARACTERISTICS (continued)**










INPUT REGULATION CURRENT (DPM), AND CHARGE



#### TYPICAL CHARACTERISTICS (continued)

# INPUT REGULATION CURRENT (DPM), AND CHARGE CURRENT ACCURACY



# TRANSIENT SYSTEM LOAD (DPM) RESPONSE: CHARGE CURRENT DROPPED FROM 4A TO 0A




Figure 15.

# TRANSIENT SYSTEM LOAD (DPM) RESPONSE: CHARGE CURRENT DROPPED FROM 4A TO 2A




Figure 14.

#### **CHARGER WHEN ADAPTER INSERTED**




Figure 16.

# TEXAS INSTRUMENTS

## **TYPICAL CHARACTERISTICS (continued)**

## CHARGER WHEN ADAPTER REMOVED




Figure 17.

#### INDUCTOR CURRENT AND BATTERY CURRENT SOFT-START




Figure 18.

# CONTINUOUS CONDUCTION MODE (CCM) SWITCHING WAVEFORMS




Figure 19.

# DISCONTINUOUS CONDUCTION MODE (DCM) SWITCHING WAVEFORMS




Figure 20.



## **TYPICAL CHARACTERISTICS (continued)**

#### **NEAR 100% DUTY CYCLE BOOTSTRAP RECHARGE PULSE**

# BTST PH L Ch2 5.0V Bw M.2.0us 12505ks IT 10.0psks Oth 4.1.0A Q A Ch3 7.6.0V

Figure 21.

#### **BATTERY REMOVAL (FROM CONSTANT CURRENT MODE)**




Figure 22.

#### **BATTERY SHORTED CHARGER RESPONSE, RESET CHARGER**




Figure 23.

#### POWER FET OVER CURRENT PROTECTION





Figure 24.

Ch1 10.0Y Ch3 10.0Y

SLUS999 – NOVEMBER 2009 www.ti.com

# TEXAS INSTRUMENTS

## **TYPICAL CHARACTERISTICS (continued)**



#### THERMAL REGULATION AT T<sub>A</sub> = 40°C





Figure 25.


M 1.0ms 250MS/s A Ch1 \ 10.6V

Figure 26.





#### **FUNCTIONAL BLOCK DIAGRAM**





#### DETAILED DESCRIPTION

#### **SMBus INTERFACE**

The bq24765 operates as a slave, receiving control inputs from the embedded controller host through the SMBus interface.

#### **BATTERY-CHARGER COMMANDS**

The bq24765 supports five battery-charger commands that use either Write-Word or Read-Word protocols, as summarized in Table 2. ManufacturerID() and DeviceID() can be used to identify the bq24765. On the bq24765, the ManufacturerID() command always returns 0x0040 and the DeviceID() command always returns 0x0006.

REGISTER **POR POR REGISTER NAME READ/WRITE DESCRIPTION ADDRESS** STATE **VOLTAGE/CURRENT** 0x14 ChargeCurrent() Read or Write 6-Bit Charge Current Setting 0x0000 0mA 0x15 ChargeVoltage() Read or Write 11-Bit Charge Voltage Setting 0x0000 0mV InputCurrent() 0x3F Read or Write 6-Bit Input Current Setting 0x0080 256mA (10mΩ RAC) 0xFE ManufacturerID() Read Only Manufacturer ID 0x0040 0xFF DeviceID() Read Only Device ID 0x0007

**Table 2. Battery Charger SMBus Registers** 

#### **SMBus Interface**

The bq24765 receives control inputs from the SMBus interface. The bq24765 uses a simplified subset of the commands documented in System Management Bus Specification V1.1, which can be downloaded from www.smbus.org. The bq24765 uses the SMBus Read-Word and Write-Word protocols (see Figure 28) to communicate with the smart battery. The bq24765 performs only as an SMBus slave device with address 0b0001001\_ (0x12) and does not initiate communication on the bus. In addition, the bq24765 has two identification (ID) registers (0xFE): a 16-bit device ID register and a 16-bit manufacturer ID register (0xFF).

The data (SDA) and clock (SCL) pins have Schmitt-trigger inputs that can accommodate slow edges. Choose pullup resistors ( $10k\Omega$ ) for SDA and SCL to achieve rise times according to the SMBus specifications.

Communication starts when the master signals a START condition, which is a high-to-low transition on SDA, while SCL is high. When the master has finished communicating, the master issues a STOP condition, which is a low-to-high transition on SDA, while SCL is high. The bus is then free for another transmission. Figure 29 and Figure 30 show the timing diagram for signals on the SMBus interface. The address byte, command byte, and data bytes are transmitted between the START and STOP conditions. The SDA state changes only while SCL is low, except for the START and STOP conditions. Data is transmitted in 8-bit bytes and is sampled on the rising edge of SCL. Nine clock cycles are required to transfer each byte in or out of the bq24765 because either the master or the slave acknowledges the receipt of the correct byte during the ninth clock cycle.

Submit Documentation Feedback



a) Write-Word Format

s	SLAVE ADDRESS	W	ACK	COMMAND BYTE	ACK	LOW DATA BYTE	ACK	HIGH DATA BYTE	ACK	Р
	7 BITS	1b	1b	8 BITS	1b	8 BITS	1b	8 BITS	1b	
	MSB LSB	0	0	MSB LSB	0	MSB LSB	0	MSB L SB	0	

Preset to 0b0001001 ChargerMode() = 0x12 D7 D0 ChargeCurrent() = 0x14ChargeVoltage() = 0x15 InputCurrent()

# b) Read-Word Format

s	SLAVE ADDRESS	w	ACK	COMMAND BYTE	ACK	s	SLAVE ADDRESS	R	ACK	LOW DATA BYTE	ACK	HIGH DATA BYTE	NACK	Р
	7 BITS	1b	1b	8 BITS	1b		7 BITS	1b	1b	8 BITS	1b	8 BITS	1b	
	MSB LSB	0	0	MSB LSB	0		MSB LSB	1	0	MSB LSB	0	MSB LSB	1	
Pre	eset to 0b000	1001		Register			Preset to			D7 D0		D15 D8		

0b0001001

Preset to 0b0001001 Register Preset to

ChargerMode() = 0x12 ChargeMode() = 0x14ChargeMode() = 0x15

ChargeMode() = 0x3F

LEGEND:

S = START CONDITION OR REPEATED START CONDITION ACK = ACKNOWLEDGE (LOGIC-LOW)

W = WRITE BIT (LOGIC-LOW)

P = STOP CONDITION


NACK = NOT ACKNOWLEDGE (LOGIC-HIGH)

R = READ BIT (LOGIC-HIGH)

D15 D8



Figure 28. SMBus Write-Word and Read-Word Protocols



tSU:STA tHD:STA tSU:DAT tHD:DAT tHD:DAT tSU:STO tBUF

Figure 29. SMBus Write Timing






Figure 30. SMBus Read Timing

#### **BATTERY VOLTAGE REGULATION**

The bq24765 uses a high-accuracy voltage regulator for charging voltage. The battery voltage regulation setting is programmed by the host microcontroller (µC), through the SMBus interface that sets an 11 bit DAC. The battery termination voltage is function of the battery chemistry. Consult the battery manufacturer to determine this voltage.

The VFB pin is used to sense the battery voltage for voltage regulation and should be connected as close to the battery as possible, or directly on the output capacitor. A 0.1-µF ceramic capacitor from VFB to AGND is recommended to be as close to the VFB pin as possible to decouple high frequency noise.

To set the output charge voltage regulation limit, use the SMBus to write a 16bit ChargeVoltage() command using the data format listed in Table 3. The ChargeVoltage() command uses the Write-Word protocol (see Figure 28). The command code for ChargeVoltage() is 0x15 (0b00010101). The bq24765 provides a 1.024V to 19.200V charge voltage range, with 16mV resolution. Setting ChargeVoltage() below 1.024V or above 19.2V clears DAC, and terminates charge.

Upon reset, the ChargeVoltage() and ChargeCurrent() values are cleared (0) and the charger remains off until both the ChargeVoltage() and the ChargeCurrent() command are sent. During reset, both high side and low side fets remain off until the charger gets started.

BIT **BIT NAME DESCRIPTION** 0 Not used Not used 2 Not used 3 Not used 0 = Adds 0mV of charger voltage, 1024mV min 4 Charge Voltage, DACV 0 1 = Adds 16mV of charger voltage 0 = Adds 0mV of charger voltage, 1024mV min 5 Charge Voltage, DACV 1 1 = Adds 32mV of charger voltage 0 = Adds 0mV of charger voltage, 1024mV min 6 Charge Voltage, DACV 2 1 = Adds 64mV of charger voltage 0 = Adds 0mV of charger voltage, 1024mV min 7 Charge Voltage, DACV 3 1 = Adds 128mV of charger voltage. 0 = Adds 0mV of charger voltage, 1024mV min 8 Charge Voltage, DACV 4 1 = Adds 256mV of charger voltage. 0 = Adds 0mV of charger voltage, 1024mV min 9 Charge Voltage, DACV 5 1 = Adds 512mV of charger voltage. 0 = Adds 0mV of charger voltage 10 Charge Voltage, DACV 6 1 = Adds 1024mV of charger voltage 0 = Adds 0mV of charger voltage 11 Charge Voltage, DACV 7 1 = Adds 2048mV of charger voltage

Table 3. Charge Voltage Register (0x15)

Submit Documentation Feedback



	Table 3.	Charge	Voltage	Register	(0x15)	(continued)
--	----------	--------	---------	----------	--------	-------------

BIT	BIT NAME	DESCRIPTION
12	Charge Voltage, DACV 8	0 = Adds 0mV of charger voltage 1 = Adds 4096mV of charger voltage
13	Charge Voltage, DACV 9	0 = Adds 0mV of charger voltage 1 = Adds 8192mV of charger voltage
14	Charge Voltage, DACV 10	0 = Adds 0mV of charger voltage 1 = Adds 16384mV of charger voltage
15	-	Not used

#### **BATTERY CURRENT REGULATION**

The Charge Current SMBus 6 bit DAC register sets the maximum charging current. Battery current is sensed by resistor RSR connected between CSOP and CSON. The maximum full-scale differential voltage between CSOP and CSON is 80.64mV. Thus, for a 0.010Ω sense resistor, the maximum charging current is 8.064A.

The CSOP and CSON pins are used to sense across RSR with default value of  $10m\Omega$ . However, resistors of other values can also be used. For a larger the sense resistor, you get a larger sense voltage, and a higher regulation accuracy; but, at the expense of higher conduction loss.

To set the charge current, use the SMBus to write a 16bit ChargeCurrent() command using the data format listed in . The ChargeCurrent() command uses the Write-Word protocol (see Figure 28). The command code for ChargeCurrent() is 0x14 (0b00010100). When using a  $10m\Omega$  sense resistor, the bq24765 provides a charge current range of 128mA to 8.064A, with 128mA resolution. Set ChargeCurrent() to 0 to terminate charging. Setting ChargeCurrent() below 128mA, or above 8.064A clears DAC and terminates charge

As charging goes on, the power loss on the switching fets causes the junction temperature to rise. The bq24765 provides a thermal regulation loop to throttle back the maximum charge current when the maximum junction temperature limit is reached. Once the device junction temperature exceeds thermal regulation limit (typical 120°C), the thermal regulator reduces the charging current to keep the junction temperature at 120°C. When the junction temperature rises to 125°C, the charging current decreases down close to 0A.

The bq24765 includes a foldback current limit when the battery voltage is low. If the battery voltage is less than 3.6V but above 2.5V, any charge current limit above 3A will be clamped at 3A. If the battery voltage is less than 2.5V, the charge current is set to 220mA until that voltage rises above 2.7V. The ChargeCurrent() register is preserved and becomes active again when the battery voltage is higher than 2.7V. This function effectively provides a fold-back current limit, which protects the charger during short circuit and overload.

Upon reset, the ChargeVoltage() and ChargeCurrent() values are cleared (0) and the charger remains off until both the ChargeVoltage() and the ChargeCurrent() command are sent. During reset, both high side and low side fets remain off until the charger gets started.

Table 4. Charge Current Register (0x14), Using 10mΩ Sense Resistor

BIT	BIT NAME	DESCRIPTION
0	-	Not used
1	_	Not used
2	_	Not used
3	-	Not used
4	-	Not used
5	-	Not used
6	_	Not used
7	Charge Current, DACI 0	0 = Adds 0mA of charger current 1 = Adds 128mA of charger current.
8	Charge Current, DACI 1	0 = Adds 0mA of charger current 1 = Adds 256mA of charger current.
9	Charge Current, DACI 2	0 = Adds 0mA of charger current 1 = Adds 512mA of charger current.
10	Charge Current, DACI 3	0 = Adds 0mA of charger current 1 = Adds 1024mA of charger current.

Table 4. Charge Current Register	(0x14), Using	10mΩ Sense Resistor	(continued)

BIT	BIT NAME	DESCRIPTION
11	Charge Current, DACI 4	0 = Adds 0mA of charger current 1 = Adds 2048mA of charger current.
12	Charge Current, DACI 5	0 = Adds 0mA of charger current 1 = Adds 4096mA of charger current, (Maximum charge current 8064mA.)
13	<del>-</del>	Not used
14	<del>-</del>	Not used
15	<del>-</del>	Not used

#### INPUT ADAPTER CURRENT REGULATION

The total Input Current from an AC adapter or other DC sources is a function of the system supply current and the battery charging current. System current normally fluctuates as portions of the system are powered up or down. Without Dynamic Power Management (DPM), the source must be able to supply the maximum system current and the maximum charger input current simultaneously. By using DPM, the input current regulator reduces the charging current to keep the input current from exceeding the limit set by the Input Current SMBus 6 bit DAC register. With the high accuracy limiting, the current capability of the AC adaptor can be lowered, reducing system cost.

The CSSP and CSSN pins are used to sense  $R_{AC}$  with default value of  $10m\Omega$ . However, resistors of other values can also be used. For a larger the sense resistor, you get a larger sense voltage, and a higher regulation accuracy; but, at the expense of higher conduction loss.

The total input current, from a wall cube or other DC source, is the sum of the system supply current and the current required by the charger. When the input current exceeds the set input current limit, the bq24765 decreases the charge current to provide priority to system load current. As the system supply rises, the available charge current drops linearly to zero.

where  $\eta$  is the efficiency of the DC-DC converter (typically 85% to 95%).

$$I_{INPUT} = I_{LOAD} + \left[ \frac{I_{LOAD} \times V_{BATTERY}}{V_{IN} \times \eta} \right] + I_{BIAS}$$
(1)

To set the input current limit, use the SMBus to write a 16-bit InputCurrent() command using the data format listed in Table 5. The InputCurrent() command uses the Write-Word protocol (see Figure 28). The command code for InputCurrent() is 0x3F (0b00111111). When using a  $10m\Omega$  sense resistor, the bq24765 provides an input-current limit range of 256mA to 11.004A, with 256mA resolution. InputCurrent() settings from 1mA to 256mA clears DAC and terminates charge. Upon reset the input current limit is 256mA.

Table 5. Input Current Register (0x3F), Using 10mΩ Sense Resistor

BIT	BIT NAME	DESCRIPTION
0	-	Not used
1	-	Not used
2	-	Not used
3	-	Not used
4	-	Not used
5	-	Not used
6	-	Not used
7	Charge Current, DACS 0	0 = Adds 0mA of charger current 1 = Adds 256mA of charger current.
8	Charge Current, DACS 1	0 = Adds 0mA of charger current 1 = Adds 512mA of charger current.
9	Charge Current, DACS 2	0 = Adds 0mA of charger current 1 = Adds 1024mA of charger current.

2 Subn



#### Table 5. Input Current Register (0x3F), Using 10mΩ Sense Resistor (continued)

BIT	BIT NAME	DESCRIPTION
10	Charge Current, DACS 3	0 = Adds 0mA of charger current 1 = Adds 2048mA of charger current.
11	Charge Current, DACS 4	0 = Adds 0mA of charger current 1 = Adds 4096mA of charger current, (Maximum charge current 8064mA.)
12	Charge Current, DACS 5	0 = Adds 0mA of charger current 1 = Adds 8192mA of charger current, 11004mA max)
13	-	Not used
14	-	Not used
15	-	Not used

#### ADAPTER DETECT AND POWER UP

An external resistor voltage divider attenuates the adapter voltage before it goes to ACIN. The adapter detect threshold should typically be programmed to a value greater than the maximum battery voltage and lower than the minimum allowed adapter voltage. The ACIN divider should be placed before the input power path selector in order to sense the true adapter input voltage.

If DCINA is below 4V, the device is disabled.

If ACIN is below 0.6V but DCINA is above 4.5V, ACOK and VICM are disabled and pulled down to GND. The total quiescent current is less than 10µA.

Once ACIN rises above 0.6V and DCINA is above 4.5V, VREF goes to 3.3V and all the bias circuits are enabled, ACOK low indicated ACIN is still below 2.4V and the valid adaptor is not available. VICM becomes valid to proportionally reflect the adapter current.

When ACIN keeps rising and passes 2.4V, a valid AC adapter is present. 100µs later, the following occurs:

- ACOK becomes high through external pull-up resistor to the VREF rail
- Charger turns on if all the conditions are satisfied (refer to ENABLE AND DISABLE CHARGING)

#### **ENABLE AND DISABLE CHARGING**

The following conditions must be valid before charging is enabled:

- Not in UVLO (DCINA > 4.5V, and VDDSMB >2.5V)
- Adapter is detected (ACIN > 2.4 V);
- Adapter Battery voltage is higher than V(DCINA-VFB) Comparator threshold;
- SMBus ChargeVoltage(), ChargeCurrent(), and InputCurrent() DAC registers are inside the valid range.
- CE is HIGH;
- 2ms delay is complete after adapter detected and CE goes high;
- VDDP and VREF are valid;
- Not in Thermal Shutdown (TSHUT);

One of the following conditions will stop the on-going charging:

- SMBus ChargeVoltage(), ChargeCurrent(), or InputCurrent() DAC registers are outside the valid range.
- CE is LOW:
- Adapter is removed; (DCINA < 4V)
- VDDSMB supply is removed. (VDDSMB <2.35V)
- Adapter Battery voltage is less than V(DCINA-VFB) Comparator threshold;
- Battery is over voltage:
- In Thermal Shutdown: TSHUT IC temperature threshold is above 155°C.



#### **AUTOMATIC INTERNAL SOFT-START CHARGER CURRENT**

The charger automatically soft-starts the output regulation current every time the charger is enabled to ensure there is no overshoot or stress on the output capacitors or the power converter. The soft-start consists of stepping-up the charge regulation current into 8 evenly divided steps up to the programmed charge current. Each step lasts around 1.6ms, for a typical rise time of 10ms. No external components are needed for this function. The regulation limits can be changed in the middle of charging without soft start.

#### **SWITCHING FREQUENCY**

The bq24765 switching frequency is 700kHz. A high switching frequency allows a smaller inductor to give the same ripple current, or can be used to reduce the ripple current for the same inductor. A smaller inductor value may allow using a smaller inductor physical size, for a smaller board footprint area.

	bq24765 (Fs = 700 kHz)						
Vin	Vout	lout	Lout	Cout			
		1.5 A	4.7 µH	10 μF			
19.5 V	3s/4s 12.6 V/16.8 V	3 A	4.7 µH	10 μF, 20 μF			
19.5 V		4.5 A	3.3 µH	20 μF			
		6 A	3.3 µH	20 μF, 30 μF			
		1.5 A	5.6 µH	10 μF			
12 V	2s 8.4 V	3 A	4.7 µH	10 μF, 20 μF			
		4.5 A	3.3 µH	20 μF			
		6 A	2.2 µH	20 μF, 30 μF			

**Table 6. Output LC Filter Component Selection Table** 

- Shaded areas are the most likely applications.
- External compensation can be recalculated if need other values.
- Lower current applications can use the inductance used at higher currents, but would operate in DCM more
  often.

#### **CONVERTER OPERATION**

The synchronous buck PWM converter uses a fixed frequency (700kHz) voltage mode with feed-forward control scheme. A type III compensation network allows using ceramic capacitors at the output of the converter. The compensation input stage is connected between the feedback output (FBO) and the error amplifier input (EAI). The feedback compensation stage is connected between the error amplifier input (EAI) and error amplifier output (EAO). The LC output filter selected gives a characteristic resonant frequency that is used to determine the compensation to ensure there is sufficient phase margin for the target bandwidth.

The resonant frequency, 
$$f_o$$
, is given by: 
$$f_o = \frac{1}{2\pi \sqrt{L_o C_o}}$$
An internal counteeth rame is compared to the internal

An internal saw-tooth ramp is compared to the internal EAO error control signal to vary the duty-cycle of the converter. The ramp height is one-fifteenth of the input adapter voltage making it always directly proportional to the input adapter voltage. This cancels out any loop gain variation due to a change in input voltage, and simplifies the loop compensation. The ramp is offset by 200mV in order to allow zero percent duty-cycle, when the EAO signal is below the ramp. The EAO signal is also allowed to exceed the saw-tooth ramp signal in order to get a 100% duty-cycle PWM request. Internal gate drive logic allows achieving 99.98% duty-cycle while ensuring the N-channel upper device always has enough voltage to stay fully on. If the BOOT pin to PHASE pin voltage falls below 4V for more than 3 cycles, then the high-side n-channel power MOSFET is turned off and the low-side n-channel power MOSFET is turned on to pull the PHASE node down and recharge the BOOT capacitor. Then the high-side driver returns to 100% duty-cycle operation until the (BOOT-PHASE) voltage is detected to fall low again due to leakage current discharging the BOOT capacitor below the 4V, and the recharge pulse is reissued.

24







The fixed frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current, and temperature, simplifying output filter design and keeping it out of the audible noise region. The type III compensation provides phase boost near the cross-over frequency, giving sufficient phase margin.

#### CONTINUOUS CONDUCTION MODE AND DISCONTINUOUS CONDUCTION MODE

In Continuous Conduction Mode (CCM), the inductor current always flows to charge battery, and the charger always operates in synchronized mode. At the beginning of each clock cycle, high-side n-channel power MOSFET turns on, and the turn-on time is set by the voltage on the EAO pin. After the high-side power MOSFET turns off, the low-side n-channel power MOSFET turns on. During CCM, the low-side n-channel power MOSFET stays on until the end of the clock cycle. The internal gate drive logic ensures there is break-before-make switching to prevent shoot-through currents. During the 25ns dead time where both FETs are off, the back-diode of the low-side power MOSFET conducts the inductor current. Having the low-side FET turn-on keeps the power dissipation low, and allows safely charging at high currents. With type III compensation, the loop has a fixed 2-pole system.

As the ripple valley current gets close to zero, charger operation goes to non-synchronized mode. During non-synchronous operation, after the high-side n-channel power MOSFET turns off, and after the break-before-make dead-time, the low-side n-channel power MOSFET will turn-on 40ns. After the 40ns blank out time is over, if V(CSOP-CSON) voltage falls below UCP threshold (typical 10mV), the low-side power MOSFET will turn-off and stay off until the beginning of the next cycle, where the high-side power MOSFET is turned on again. After the low-side MOSFET turns off, the inductor current flows through back-gate diode until it reaches zero. The negative inductor current is blocked by the diode, and the inductor current will become discontinuous. This mode is called Discontinuous Conduction Mode (DCM).

During the DCM mode the loop response automatically changes and has a single pole system at which the pole is proportional to the load current, because the converter does not sink current, and only the load provides a current sink. This means at very low currents the loop response is slower, as there is less sinking current available to discharge the output voltage. At very low currents during non-synchronous operation, there may be a small amount of negative inductor current during the 40ns recharge pulse. The charge should be low enough to be absorbed by the input capacitance.

Whenever the converter goes into zero percent duty-cycle, the high-side MOSFET does not turn on, and the low-side MOSFET does not turn on (no 40ns recharge pulse) either, and there is no discharge from the battery; unless the BOOT to PHASE voltage discharges below 4V. In that case, it pulses once to recharge the boot-strap capacitor.

#### REFRESH BTST CAPACITOR

If the BOOT pin to PHASE pin voltage falls below 4V for more than 3 cycles, then the high-side n-channel power MOSFET is turned off and the low-side n-channel power MOSFET is turned on for 40ns to pull the PHASE node down and recharge the BOOT capacitor. The 40ns low-side MOSFET on-time is required protect from ringing noise, and to ensure the bootstrap capacitor is always recharged and able to keep the high-side power MOSFET on during the next cycle.

#### UCP (Charge Under-Current): USING SENSE RESISTOR

In bq24765, the cycle-by-cycle UCP allows using very small inductors seamlessly, even if they have large ripple current. Every cycle when the low-side MOSFET turns-on, if the CSOP-CSON voltage falls below 10mV (inductor current falls below 1A if using  $10m\Omega$  sense resistor), the low-side MOSFET is latched off until the next cycle begins and resets the latch.

The converter automatically detects when to turn-off the low-side MOSFET every cycle. The inductor current ripple is given by

Copyright © 2009, Texas Instruments Incorporated

Submit Docu

$$I_{DCM} < \frac{I_{RIPPLE}}{2}$$
and 
$$I_{RIPPLE} = \frac{\left(V_{IN} - V_{BAT}\right) \times \left(\frac{V_{BAT}}{V_{IN}}\right) \times \left(\frac{1}{f_{S}}\right)}{L_{out}}$$
(2)

Where:

V<sub>IN</sub>: adapter voltage

 $V_{VFB}$ : Output Voltage = VFB voltage  $f_S$ : switching frequency = 700kHz

L<sub>OUT</sub>: output inductor

For proper cycle-by-cycle UCP sensing, the output filter capacitor should sit on CSON. Only 0.1µF capacitor is on CSOP, close to the device input.

#### CYCLE-BY-CYCLE CHARGE OVER-CURRENT PROTECTION, USING HIGH-SIDE SENSE-FET

The charger has a cycle-to-cycle over-current protection to protect from exceeding the maximum current capability of the integrated power MOSFETs. It monitors the drain current of the high-side power MOSFET using a sense-FET, and prevents the current from exceeding 10A peak. The integrated high-side power MOSFET turns off when the over-current is detected, and latches off until the following cycle.

#### AVERAGE CHARGE OVER-CURRENT PROTECTION, USING SENSE RESISTOR

The charger has an average over-current protection using the V(CSON-CSOP) voltage across the charge current sense resistor. It monitors the charge current, and prevents the current from exceeding 145% of programmed regulated charge current. If the charge current limit falls below 3.3A (on  $10m\Omega$ ), the over current limit is fixed at 5A. The high-side gate drive turns off when the over-current is detected, and automatically resumes when the current falls below the over-current threshold. There is an internal 160kHz filter pole, to filter the switching frequency and prevent false tripping. This will add a small delay depending on the amount of overdrive over the threshold.

#### BATTERY OVER-VOLTAGE PROTECTION, USING REMOTE SENSING VFB

The converter will not allow switching when the battery voltage at VFB exceeds 104% of the regulation voltage set-point. Once the VFB voltage returns below 102% of the regulation voltage, switching resumes. This allows quick response to an over-voltage condition – such as occurs when the load is removed or the battery is disconnected. A 10mA current sink from CSOP and CSON to AGND is on only during charging and allows discharging the stored output inductor energy that is transferred to the output capacitors.

#### **BATTERY SHORT PROTECTION**

The bq24765 has a BAT LOWV comparator monitoring the output battery VFB voltage. If the voltage falls below 3.6V, the battery short status is detected. Once the short status is detected, charger immediately stops for 2ms to avoid inductor peak current surge. After 2ms, the charger will soft-start again. If the battery voltage is still below 2.5V, a 220mA trickle charge current is applied. Otherwise, the charge current limit is set by ChargeCurrent() (refer to the CHARGE CURRENT REGULATION section).

#### **BATTERY TRICKLE CHARGING**

The bq24765 automatically reduces the charge current limit to a fixed 220mA to trickle charge the battery, when the voltage on the VFB pin falls below 2.5V. The charge current returns to the value programmed on the ChargeCurrent(0x14) register, when the VFB pin voltage rises above 2.7V. This function provides a safe trickle charge to close deeply discharged open packs.

26 Submit I

**INSTRUMENTS** 



#### HIGH ACCURACY VICM USING CURRENT SENSE AMPLIFIER (CSA)

An industry standard, high accuracy current sense amplifier (CSA) is used to monitor the input current by the host or some discrete logic through the analog voltage output of the VICM pin. The CSA amplifies the input sensed voltage of CSSP-CSSN by 20x through the VICM pin. Once DCIN is above 4.5V and ACIN is above 0.6V, VICM no longer stays at ground, but becomes active. If the user wants to lower the voltage, they could use a resistor divider from VICM to AGND, and still achieve accuracy over temperature as the resistors can be matched their thermal coefficients.

A 100pF capacitor connected on the output is recommended for decoupling high-frequency noise.

#### **VDDSMB INPUT SUPPLY**

The VDDSMB input provides bias power to the SMBus interface logic. Connect VDDSMB to an external 3.3V or 5V supply rail. SMBus communication can occur between host and charger when VDDSMB voltage above 2.5V and VREF voltage at 3.3V. Bypass VDDSMB to AGND with a 0.1µF or greater ceramic capacitor.

#### INPUT UNDER VOLTAGE LOCK OUT (UVLO)

The system must have a minimum 4.5V DCINA voltage to allow proper operation. When the DCINA voltage is below 4V, VREF LDO stays inactive, even with ACIN above 0.6V. VREF turns-on When DCINA>4.5V and ACIN>0.6V. To enable VDDP requires DCINA>4.5V, ACIN>2.4V and CE=HIGH.

#### VDDP GATE DRIVE REGULATOR

An integrated low-dropout (LDO) linear regulator provides a 6V supply derived from DCINP, for high efficiency, and delivers over 90mA of load current. The LDO powers the gate drivers of the n-channel switching MOSFETs. Bypass VDDP to PGND with a 1µF or greater ceramic capacitor. During thermal shut down, VDDP LDO is disabled.

#### INPUT CURRENT COMPARATOR TRIP DETECTION

In order to optimize the system performance, the host keeps an eye on the adapter current. Once the adapter current is above a threshold set via ICREF, the ICOUT pin sends signal to the HOST. The signal alarms the host that input power has exceeded the programmed limit, allowing the host to throttle back system power by reducing clock frequency, lowering rail voltages, or disabling certain parts of the system. The ICOUT pin is an open-drain output. Connect a pull-up resistor to ICOUT. The output is logic HI when the VICM output voltage (VICM = 20 x V(CSSP-CSSN)) is lower than the ICREF input voltage. The ICREF threshold is set by an external resistor divider using VREF. A hysteresis can be programmed by a positive feedback resistor from ICOUT pin to the ICREF pin.






Figure 31. ACOK, ICREF, and ICOUT Logic

#### **OPEN-DRAIN STATUS OUTPUTS (ACOK, ICOUT PINS)**

Two status outputs are available, and they both require external pull up resistors to pull the pins to system digital rail for a high level. ACOK open-drain output goes high when ACIN is above 2.4V. It indicates a good adapter is connected because of valid input voltage. ICOUT open-drain output goes low when the input current is higher than the programmed threshold via ICREF pin. Hysteresis can be programmed by putting a resistor from ICREF pin to ICOUT pin.

#### THERMAL SHUTDOWN PROTECTION

The QFN package has low thermal impedance, which provides good thermal conduction from the silicon to the ambient, to keep junctions temperatures low. As added level of protection, the charger converter turns off and self-protects whenever the junction temperature exceeds the TSHUT threshold of 155°C. VDDP LDO is disabled as well during thermal shut down. The charger stays off until the junction temperature falls below 135°C. Once the temperature drops below 135°C, VDDP LDO is enabled. If all the conditions described in "Enable and Disable Charging" section are valid, charge will soft start again.

#### CHARGER TIMEOUT

The bq24765 includes a timer to terminate charging if the charger does not receive a ChargeVoltage() or ChargeCurrent() command within 170s. If a timeout occurs, both ChargeVoltage() and ChargeCurrent() commands must be resent to re-enable charging.

#### **CHARGE TERMINATION FOR LI-ION OR LI-POLYMER**

The primary termination method for Li-Ion and Li-Polymer is minimum current. Secondary temperature termination (see Charge Current Regulation section) also provides additional safety. The host controls the charge initiation and the termination. A battery pack gas gauge assists the hosts on setting the voltages and determining when to terminate based on the battery pack state of charge.

8 Submit Documentation Feedback



www.ti.com SLUS999 – NOVEMBER 2009

#### **REMOTE SENSE**

**INSTRUMENTS** 

The bq24765 has a dedicated remote sense pin, VFB, which allows the rejection of board resistance and selector resistance. To fully utilize remote sensing, connect VFB directly to the battery interface through an unshared battery sense Kelvin trace, and place a 0.1µF ceramic capacitor near the VFB pin to AGND.

Remote Kelvin Sensing provides higher regulation accuracy, by eliminating parasitic voltage drops. Remote sensing cancels the effect of impedance in series with the battery. This impedance normally causes the battery charger to prematurely enter constant-voltage mode with reducing charge current.

Submit Documentation Feedback



## **Component List for Typical System Circuit of**

PART DESIGNATOR	Qty	DESCRIPTION				
Q1, Q2, Q6	3	P-channel MOSFET, -30V,-7.5A, SO-8, Vishay-Siliconix, Si4835				
RAC, RSR	2	Sense Resistor, 10 mΩ, 1W, 2010, Vishay-Dale, WSL2010R0100F				
L1	1	Inductor, 2.2μH, 8A, 20 mΩ, Vishay, IHLP2525CZ01-2R2				
4xC2, 2xC9, 3xC13	9	Capacitor, Ceramic, 10 µF, 35V, 20%, X5R, 1206, Panasonic, ECJ-3YB1E106M				
C1	1	Capacitor, Ceramic, 2.2 µF, 25V, 1210				
C3, C7, C11	3	Capacitor, Ceramic, 1 µF, 25V, 10%, X7R, 2012, TDK, C2012X7R1E105K				
C6	1	Capacitor, Ceramic, 0.47 µF, 25V, 0805				
C4, C5, C10, C11, C12, C13, C15	7	Capacitor, Ceramic, 0.1 μF, 50V, 10%, X7R, 0805, Kemet, C0805C104K5RACTU				
C8	1	Capacitor, Ceramic, 100 pF, 25V, 10%, X7R, 0805, Kemet				
C16	1	Capacitor, Ceramic, 51 pF, 25V, 10%, X7R, 0805, Kemet				
C17 1		Capacitor, Ceramic, 2000 pF, 25V, 10%, X7R, 0805, Kemet				
C18	1	Capacitor, Ceramic, 130 pF, 25V, 10%, X7R, 0805, Kemet				
RC1	1	Resistor, thick film chip paralleling, 2x3.9Ω, 25V, 1210				
RC6	1	Resistor, thick film chip, 20Ω, 0805				
R3, R4, R5, R6, R7	5	Resistor, Chip, 10 kΩ, 1/16W, 5%, 0402				
R1	1	Resistor, Chip, 309 kΩ, 1/16W, 1%, 0402				
R2	1	Resistor, Chip, 49.9 kΩ, 1/16W, 1%, 0402				
R8	1	Resistor, Chip, 51.1 kΩ, 1/16W, 1%, 0402				
R9	1	Resistor, Chip, 17.4 kΩ, 1/16W, 1%, 0402				
R10	1	Resistor, Chip, 7.5 kΩ, 1/16W, 5%, 0402				
R11	1	Resistor, Chip, 4.7 kΩ, 1/16W, 5%, 0402				
R12	1	Resistor, Chip, 200 kΩ, 1/16W, 5%, 0402				
R13	1	Resistor, Chip, 1.4 MegΩ, 1/16W, 1%, 0402				

#### **GLOSSARY**

**VICM** Output Voltage of Input Current Monitor

ICREF Input Current Reference - sets the threshold for the input current limit

**DPM** Dynamic Power Management

CSOP, CSON Current Sense Output of battery positive and negative

These pins are used with an external low-value series resistor to monitor the current to and from the battery pack.

CSSP, CSSN Current Sense Supply positive and negative

These pins are used with an external low-value series resistor to monitor the current from the adapter supply.

POR Power on reset

#### PACKAGE OPTION ADDENDUM

www.ti.com 7-Dec-2009

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins I	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
BQ24765RUVR	ACTIVE	VQFN	RUV	34	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24765RUVT	ACTIVE	VQFN	RUV	34	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012


## TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**





#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24765RUVR	VQFN	RUV	34	3000	330.0	16.4	3.85	7.35	1.2	8.0	16.0	Q1
BQ24765RUVT	VQFN	RUV	34	250	180.0	16.4	3.85	7.35	1.2	8.0	16.0	Q1

www.ti.com 14-Jul-2012




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24765RUVR	VQFN	RUV	34	3000	367.0	367.0	38.0
BQ24765RUVT	VQFN	RUV	34	250	210.0	185.0	35.0

# RUV (R-PVQFN-N34)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



# RUV (S-PVQFN-N34)


## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

#### Products Applications

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers DI P® Products Consumer Electronics www.dlp.com www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy

Clocks and Timers www.ti.com/clocks Industrial www.ti.com/medical Interface interface.ti.com Medical www.ti.com/security

Power Mgmt <u>power.ti.com</u> Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>