⊘PRODUCT OPART NUMBER

♦APPLICATION **♦FEATURES**

256 x 16 bit Electrically Erasable Programmable Rom BR9040/F/FV/RFV/RFVM-W

The BR9040-W series are serial EEPROMs that can be connected directly to a serial port and can be erased and written electrically. Writing and reading is perfomed in word units, using four types of operation commands. Communication occurs through CS, SK, DI, and DO pins, WC pin control is used to initiate a write disabled state, enabling these EEPROMs to be used as one-time ROMs. During **General Purpose**

· 256words x 16 bit organization 4kbit serial EEPROM

Single power supply

Serial data I/O

Self-timed programming cycle with auto-erase

·Low supply current

Active (5V); 2mA (max.) Standby (5V); 3uA (max.) (CMOS INPUT)

Noise filter on the SK pin

.Write protection when the supply is low

Space Saving DIP8/SOP8/SSOP8/MSOP8pin Packages

·High reliability CMOS process

·100,000 erase/write cycles endurance

Provide 10 years of data retention

Easy connection to serial port

"FFFFh" stored in all address on shipped

♦ABSOLUTE MAXIMUM RATINGS(Ta=25°C)

Parameter	Symbol	Rating		Unit
Supply Voltage	Supply Voltage VCC -0. 3~7. (~7.0	V
Power dissipation	Pd	DIP8 SOP8 SSOPB8 MSOP8	800(※1) 450(※2) 300(※3) 310(※4)	mW -
Storage Temperature	Tstg	-65~125		°C
Operating Temperature	Topr	-40~85		°C
Terminal Voltage	-	-0. 3~Vcc+0. 3		V

<u>ORECOMMENDED OPERATING CONDITION</u>

Parameter	Symbol	Rating	Unit
Supply Voltage	1/00	2. 7~5. 5(WRITE)	
	VCC	2. 7~5. 5(READ)	V
Input Voltage	Vin	0 ~ VCC	

ROHM

♦ ELECTRICAL CHARACTERISTICS

Ď	Paramatar Sumbal		Limit		1 104		Test	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition	Circuit	
Input Low Voltage 1	VIL1	_	- <u>-</u>	0.3× VCC	v	/ DI Pin		
Input High Voltage 1	VIH1	0.7x VCC	_	_	v	DI Pin		
Input Low Voltage 2	VIL2	—	_	0.2x VCC	v	CS, SK, WC Pin		
Input High Voltage 2	VIH2	0.8x VCC		_	v	CS, SK, WC Pin		
Output Low Voltage	VOL	0	_	0.4	v	IOL≕2.1mA	Fig4	
Output High Voltage	∨он	VCC- 0.4	_	vcc	v	IOH=-0.4mA	Fig5	
Input Leakage Current	ILI	-1	_	1	μΑ	VIN=0V~VCC	Fig6	
Output Leakage Current	ILO	-1	_	1	μΑ	VOUT=0V~VCC,CS =VCC	Fig7	
	ICC1	_		2	mA	f\$K=2MHz,tE/W=10ms (WRITE)	Fig8	
Operating Current	ICC2	-		1	mA	fSK=2MHz (READ)	Fig8	
Standby Current	ISB	_	_	3	μА	CS,SK,DI,WC=VCC DO,R/B=OPEN	Fig9	
Clock Frequency	fSK	_ `		2.	MHz			

a cified (Te Unless otherwise s .

. .

_____ _____ı -----

Parameter	Symbol		Limit	1	Unit	Condition	Test
		Min.	Тур.	Max.			Circuit
Input Low Voltage 1	VIL1		_	0.3x VCC		DI Pin	
Input High Voltage 1	∨I H1	0.7x VCC	—	_	v	DI Pin	
Input Low Voltage 2	VIL2	_	-	0.2x VCC	v	CS, SK, WC Pin	
Input High Voltage 2	VIH2	0.8x VCC	-	-	v	CS, SK, WC Pin	
Output Low Voltage	VOL	0	_	0.4	v	IOL=100uA	Fig4
Output High Voltage	VOH	VCC- 0.4		vcc	v	IOH=-100uA	
Input Leakage Current	ILI	-1	_	1	μA	VIN=0~VCC	
Output Leakage Current	ILO	-1	_	1	μA		Fig7
Operating Connect	ICC1	_		1.5	mA	fSK =2MHz,tE/W=10ms (WRITE)	Fig8
Operating Current	1002	_		0.5	mA	fSK =2MHz (READ)	Fig8
Standby Current	ISB	_	_	2	μA	CS,SK <u>,D</u> I,WC=VCC DO,R/B=OPEN	Fig9
Clock Frequency	fSK	_	_	2	MHz		

Unless otherwise specified (Ta= $-40 \sim 85^{\circ}$ C VCC=2 7~3 3V)

OThis product is not designed for protection against radioactive rays.

.

ð

OIMENSION





. . ------





.





Fig.1-5 Outline Dimensions MSOP8(BR9040RFVM-W)



Fig.-2 Block Diagram





Fig.-3 Pin Configurations

OTERMINAL FUNCTION

LIMINAL FONO		
Terminal	IN/OUT	Function
VCC	_	Power Supply
GND	_	Ground (0V)
cs	INPUT	Chip Select Input
SK	INPUT	Serial Data Clock Input
נס	INPUT	Serial Data Input (Op code, address)
DO	OUTPUT	Serial Data Output
wc	INPUT	Write Control Input
R∕B	OUTPUT	READY/BUSY Status Output

♦TEST CIRCUIT











Fig.-6 Input leakage current test circuit



♦TEST CIRCUIT







1





Fig.-9 Standby current test circuit

♦INSTRUCTION CODE

Instruction	Start Bit	Op Code	Address	Data
READ	1010	1000	A0 A1 A2 A3 A4 A5 A6 A7	D0 D1 - D14 D15 (READ DATA)
WRITE	1010	0100	A0 A1 A2 A3 A4 A5 A6 A7	D0 D1 - D14 D15 (WRITE DATA)
Write Enable(WEN)	1010	0011	* * * * * * *	
Write Disable(WDS)	1010	0000	* * * * * * *	

Address and data must be transferred from LSB.

"*" Means either VIH or VIL

♦ SYNCHRONOUS DATA INPUT OUTPUT TIMING



Fig.-10 Synchronous data input output timing

OInput Data is clocked into the DI pin on the rising edge of the clock SK. OOutput_data is clocked out on the falling edge of the SK clock.

OThe WC pin does not have any affect on the READ, WEN and WDS operations.

OBetween instructions, CS must be brought High for greater than the minimum of tCS.

If CS is maintained Low, the next instruction isn't detected.

•

Parameter .	Symbol	Min.	Тур.	Max.	Unit
Chip Select Setup Time	tCSS	100	_		ns
Chip Select Hold Time	tCSH	100			ns
Data In Setup Time	tDIS	100	_	_	ns
Data In Hold Time	tDIH	100	_	_	ns
Delay to Output High	tPD1	_	-	150	ns
Delay to Output Low	tPD0		-	150	ns
Self-Timed Program Cycle	tE/W	_	—	10	ms
Minimum Chip Select High Time	tCS	250	_	-	ns
Data Õutput Disable Time (From CS)	tOH	0	1	150	ns
Clock High Time	tWH	230	Ι	_	ns
Clock Low Time	tWL	230	_	_	ns
Write Control Setup Time	tWCS	0	-		ns
Write Control Hold Time	tWCH	0	-	-	ns
Clock High to Output READY/BUSY Status	tSV	—	_	150	ns

AC OPERATION CHARACTERISTICS (Ta=-40~85°C, VCC=2.7~5.5V)

	1

♦TIMING CHART



WC HorL

Fig.-11 WRITE Enable and Disable Cycle Timing

- OWhen power is first applied, the device has been held in a reset status, with respect to the write enable, in the same way the write disable (WDS) instruction is executed. Before the write instruction is executed, the device must be received the write enable (WEN) instruction. Once the device is done, the device remains programmable until the write disable (WDS) instruction is executed or the supply is removed from the device.
- Olt is unnecessary to add the clock after 16th clock. If the device is recieved the clock, the device ignores the clock.
- OAs both of the enable and disable instructions don't depend on the status of the $\overline{\text{WC}}$ pin, the state of $\overline{\text{WC}}$ isn't cared during the instruction.
- OThe instruction is recognized after the rising edge of 8th clock for the address following 8clocks for the opcode, but the specified address isn't cared during the instructions.





- OOn the falling edge of 16th clock, the data stored in the specified address (n) is clocked out of the DO pin.
- The output DO is toggled after the internal propagation tPD0 or tPD1 on the falling edge of SK. During tPD0 or tPD1, the data is the previous data or unstable, and to take in the data, tPD is needed. (Refer to Fig.-10 Synchronous data input output timing.)
- OThe data stored in the next address is clocked out of the device on the falling edge of 32nd clock. The data stored in the upper address every 16 clocks is output sequentially by the continual SK input. Also the read operation is reset by CS High.





Fig.-13 WRITE Cycle Timing

- ODuring the write instruction, CS must be brought Low. However once the write operation started, CS may be either High or Low. But in the case of connecting the WC pin to the CS pin, CS and WC must be brought Low during programming cycle. (If the WC pin is brought High during the write cycle, the write operation is halted. In that case, the data of the specified address is not guaranteed. It is necessary to rewrite it.)
- OAfter the R/B pin changed Busy to Ready, once CS is brought High, then CS keep Low, which means the status of being able to accept an instruction. The device can take in the input from SK and DI, but in the case of keeping CS Low without being brought High once, the input is canceled until being CS High once.
- OAt the rising edge of 32nd clock, the R/B pin will be driven Low after the specified time delay(tSV).
- ODuring programming, R/B is tied to Low by the device (On the rising edge of SK taken in the last data (D15), internal timer starts and automatically finished after the data of memory cell is written spending tE/W. SK could be either High or Low at the time.
- OAfter input write instruction, also the DO pin will be able to show the status of R/B, in the case that CS is failing from High to Low while SK is tied to Low. (Refer to READY/BUSY STATUS in the next page.)

\bigcirc READY/BUSY STATUS (on the R/B pin, the DO pin)

•The DO pin outputs the READY/BUSY status of the internal part, which shows whether the device is ready to receive the next instruction or not. (High or Low)

After the write instruction is completed, if \overline{CS} is brought from high to low while \overline{SK} is Low, the DO pin outputs the internal status (The R/B pin may be no connection.)

When written to the memory cell, R/\overline{B} status is output after tSV spent from the rising edge of 32th clock on \overline{SK} .

 $R \swarrow \overline{B} = Low$: under writing

After spending tE/W operating the internal timer, the device automatically finishes writing.

During tE/W, the memory array is accessed and any instruction is not received.



Auto programming has been completed. The device is ready to receive the next Instruction.



Fig.-14 READY/BUSY Status Output timing

 \diamond About the direct connection between the DI and DO pins

The device can be used with the DI pin connected to the DO pin directly.

But when the READY/BUSY status is output, be careful about the bus conflict on the port of the controller.





●ATTENTION TO USE 1. Power ON/OFF

•The CS is brought High during power-up and power-down.

•This device is in active state while CS is Low.

•The extraordinary function or data collapse may occur in that condition because of noise etc., if power-up and power-down is done with CS brought Low.

In order to prevent above errors from happening, keep CS High during power-up and power-down.

(Good example) CS is brought High during power-up and power-down.

Please take more than 10ms between power-up and power-off, or the internal circuit is not always reset.

(Bad example) CS is brought Low during power-up and power-down.

The $\overline{\text{CS}}$ pin is always Low in this case, the noise may force the device to make malfunction or inadvertent write.

% It sometimes occurs in the case that the $\overline{\text{CS}}$ pin is Hi-Z.



2. NOISE REJECTION

2-1 SK NOISE

If SK line has a lot of noise for rising time of SK, the device may recognize the noise as a clock and then clock will be shifted.

2-2 WC NOISE

If \overline{WC} line has noise during write cycle(tE/W), there may be a chance to deny the programming.

2-3 VCC NOISE

It recommended that capacitor is put between VCC and GND to prevent these case,

since it is possible to occur malfunction by the effect of noise or surge on power line.





How to cancel : \overline{CS} is brought High.



How to cancel

а

 \therefore CS is brought High to cancel the instruction, and \overline{WC} may be either High or Low.

- b : In case that WC is brought High for a moment, or CS is brought High, the write instruction is canceled, the data of the specified address is not changed.
- c : When WC is brought High, or the device is powered down (But the latter way is not recommended), the instruction is canceled but the specified data is not guaranteed. Send the instruction again.
- d : When CS is brought High during R/B High, the device is reset and ready to receive a next instruction.

NOTE : The document may be strategic technical data subject to COCOM regulations.