
# **SIEMENS**

### **8-Bit CMOS Microcontroller Family**

C511 C511A C513 C513A C513A-H

### **Preliminary**

- Fully software compatible to standard 8051/8052 microcontrollers
- Up to 12 MHz operating frequency
- Up to 12 K×8 ROM / EEPROM
- Up to 256×8 RAM
- Up to 256 x 8 XRAM
- Four 8-bit ports
- Up to three 16-bit Timers / Counters (Timer 2 with Up/Down and 16-bit Autoreload Feature)
- Synchronous Serial Channel (SSC)
- Optional USART
- Up to seven interrupt sources, two priority levels
- Power Saving Modes
- P-LCC-44 package (C513A also in P-MQFP-44 package)
- Temperature Ranges : SAB-C511 / 511A / 513 / 513A / C513A-H  $T_{\rm A}$  : 0 °C to 70 °C SAF-C513A  $T_{\rm A}$  : -40 °C to 85 °C



The C511, C511A, C513, C513A, and C513A-H are members of a family of low cost micro-controllers, which are software compatible with the components of the SAB 8051, SAB 80C51 and C500 families.

The first four versions contains a non-volatile read-only (ROM) program memory. The C513A-H is a version with a 12 Kbyte EEPROM instead of ROM. This device can be used for prototype designs which have a demand for reprogrammable on-chip code memory.

The members of the microcontroller family differ in functionality according **table 1**. They offer different ROM sizes, different RAM/XRAM sizes and a different timer/USART configuration. Common to all devices is an advanced SSC serial port, a second synchronous serial interface, which is compatible to the SPI serial bus industry standard. The functionality of the C513A-H is a superset of all ROM versions of the C511/C513 family.

Table 1 Functionality of the C511/C513 MCUs

Device	ROM Size	EEPROM Size	RAM Size	XRAM Size	Timers <sup>1)</sup>	USART	ssc
C511	2.5 KB	_	128 B	_	T0, T1	_	1
C511A	4 KB	_	256 B	_	T0, T1	_	1
C513	8 KB	_	256 B	_	T0, T1, T2	1	1
C513A	12, 16 KB	_	256 B	256 B	T0, T1, T2	1	1
C513A-H	_	12 KB	256 B	256 B	T0, T1, T2	1	1

<sup>1)</sup> T0/T1 refers to the standard 8051 timer 0/1 units, T2 refers to the 8052 timer 2 unit.

Table 2
Ordering Information

Type Ordering Package Code		Package	Description (8-Bit CMOS microcontroller)				
C511-RN	Q67120-DXXXX	P-LCC-44	with mask-programmable ROM (2.5K), 12 MHz				
C511A-RN	Q67120-DXXXX	P-LCC-44	with mask-programmable ROM (4K), 12 MHz				
C513-RN	Q67120-DXXXX	P-LCC-44	with mask-programmable ROM (8K), 12 MHz				
C513A-RN	Q67120-DXXXX	P-LCC-44	with mask-programmable ROM (12K), 12 MHz				
C513A-RN	Q67120-DXXXX	P-LCC-44	with mask-programmable ROM (12K), 12 MHz, ext. temp. – 40 °C to 85 °C				
C513A-LN	Q67120-C	P-LCC-44	for external memory (12 MHz)				
C513A-LM	Q67120-C	P-MQFP-44	for external memory (12 MHz)				
C513A-2RM	Q67120-DXXXX	P-MQFP-44	with mask-programmable ROM (16K), 12 MHz				
C513A-HN	Q67120-C0989	P-LCC-44	with reprogrammable EEPROM (12K), 12 MHz, ext. temp. – 40 °C to 85 °C				

**Note:** The ordering number of the ROM types (DXXXX extension) is defined after program release (verification) of the customer.




Figure 1 C511/513 Logic Symbol




Figure 2 P-LCC-44 Package Pin Configuration (Top View)

If the C513A-H is used in programming mode, the pin configuration is different to **figure 2** and **3** (see **figure 5**).




Figure 3
P-MQFP-44 Package Pin Configuration of the C513A (Top View)

Table 3
Pin Definitions and Functions

Symbol	Pin N	lumber	I/O*)	Function	on				
	P-LCC- 44	P-MQFP- 44							
P1.7-P1.0	9-2	3-1, 44-40	I/O	Port 1  is a bidirectional I/O port with internal pull-up resist Port 1 pins that have 1s written to them are pulled in the internal pullup resistors, and in that state can be as inputs. As inputs, port 1 pins being externally plow will source current ( <i>I</i> <sub>IL</sub> , in the DC characteristic because of the internal pullup resistors. Port 1 als contains the timer 2 and SSC pins as secondary fur In general the output latch corresponding to a second function must be programmed to a one (1) for that function to operate.  For the outputs of the SSC (SCLK, STO) special cincing is implemented, providing true push-pull capability STO output in addition will have true tristate capal When used for SSC inputs, the pull-up resistors we switched off and the inputs will float (high ohmic in The alternate functions are assigned to port 1, as for the side of the second content in the pull-up resistors we switched of the second content in the second content in the pull-up resistors we switched of the second content in the pull-up resistors we switched of the second content in the pull-up resistors we switched of the second content in the pull-up resistors we switched of the second content in the pull-up resistors we switched of the second content in the pull-up resistors we switched of the second content in the pull-up resistor		ave 1s written to them are pulled high by a resistors, and in that state can be used uts, port 1 pins being externally pulled urrent ( $I_{\rm IL}$ , in the DC characteristics) aternal pullup resistors. Port 1 also r 2 and SSC pins as secondary function. tput latch corresponding to a secondary programmed to a one (1) for that te. If the SSC (SCLK, STO) special circuitry providing true push-pull capability. The Idition will have true tristate capability. SC inputs, the pull-up resistors will be the inputs will float (high ohmic inputs).			
	2	40 41		P1.0 P1.1	T2 T2EX	Input to counter 2 1) Capture -Reload trigger of timer 2 1) Up-Down count			
	4	42		P1.2 SCLK SSC Master Clock Output SSC Slave Clock Input					
				P1.3	SRI	SSC Receive Input			
	5	43		P1.4	STO	SSC Transmit Output			
	6 7	44 1		P1.5 SLS Slave Select Input					
				1) not av	ailable in th	ne C511/511A			

<sup>\*)</sup> I = Input O = Output

Table 3
Pin Definitions and Functions (cont'd)

Symbol	Pin N	lumber	I/O*)	Function					
	P-LCC- 44	P-MQFP- 44							
P3.0-P3.7	11, 13-19	5, 7-13	I/O Port 3 is a bidirectional I/O port with internal pull-up resists. Port 3 pins that have 1s written to them are pulled high the internal pullup resistors, and in that state can be as inputs. As inputs, port 3 pins being externally pullow will source current ( $I_{\rm IL}$ , in the DC characteristics because of the internal pullup resistors. Port 3 also contains the interrupt, timer, serial port, and external memory strobe pins that are used by various options output latch corresponding to a secondary function be programmed to a one (1) for that function to ope						
				The secondary functions are assigned to the pins of port 3 as follows:					
	11	5		P3.0	RXD	Receiver data input (asynchronous) or data input/output (synchronous) of serial interface (USART) 1)			
	13	7		P3.1	TXD	Transmitter data output (USART) 1) (asynchronous) or clock output (synchronous) of serial interface			
	14	8		P3.2	<u>INTO</u>	Interrupt 0 input / timer 0 gate control			
	15	9		P3.3	INT1	Interrupt 1 input / timer 1 gate control			
	16	10		P3.4	T0	Counter 0 input			
	17	11		P3.5	T1	Counter 1 input			
	18	12		P3.6	WR	Write control signal: latches the data byte from port 0 into the external data memory			
	19	13		P3.7	RD	Read control signal : enables the external data memory to port 0			
				1) not a	vailable in	the C511/511A			
XTAL2	20	14	_	XTAL2 Output of the inverting oscillator amplifier.					

<sup>\*)</sup> I = Input O = Output

Table 3
Pin Definitions and Functions (cont'd)

Symbol	Pin N	lumber	I/O*)	Function					
	P-LCC- 44	P-MQFP- 44							
XTAL1	21 15		-	Input to the inverting oscillator amplifier and input to the internal clock generator circuits.  To drive the device from an external clock source, XTAL should be driven, while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is divided down by a divide-by-two flip-flop. Minimum and maximum high and low times as well as rise/fall times specified in the AC characteristics must be observed.					
P2.0-P2.7	24-31	18-25	I/O	is a bidirectional I/O port with internal pullup resistors. Port 2 pins that have 1s written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 2 pins being externally pulled low will source current ( $I_{\rm IL}$ , in the DC characteristics) because of the internal pullup resistors. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this application it uses strong internal pullup resistors when issuing 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 issues the contents of the P2 special function register.					
PSEN	32	26	O	The Program Store Enable output is a control signal that enables the external program memory to the bus during external fetch operations. It is activated every six oscillator periodes except during external data memory accesses. Remains high during internal program execution.					
RESET	10	4	I	<b>RESET</b> A high level on this pin for two machine cycles while the oscillator is running resets the device. An internal resistor to $V_{\rm SS}$ permits power-on reset using only an external capacitor to $V_{\rm CC}$ .					

<sup>\*)</sup> I = Input O = Output

Table 3
Pin Definitions and Functions (cont'd)

Symbol	Pin Number		I/O*)	Function				
	P-LCC- 44	P-MQFP- 44						
ALE	33	27	0	The Address Latch Enable output is used for latching the low-byte of the address into external memory during normal operation. It is activated every six oscillator periodes except during an external data memory access.  If no external memory is used, the ALE signal generation can be inhibited, reducing system RFI, by clearing register bit EALE in the SYSCON register.				
ĒΑ	35	29		External Access Enable  When held at high level, instructions are fetched from the internal ROM when the PC is less than the size of the internal ROM:  C511 0A00H  C511A 1000H  C513 2000H  C513A/A-H 3000H  C513A-2R 4000H  When held at low level, the microcontroller fetches all instructions from external program memory.				
P0.0-P0.7	43-36	37-30	I/O	Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float, and in that state can be used as high-impendance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program or data memory. In this application it uses strong internal pullup transistors when issuing 1s. External pullup resistors are required during program verification.				
$\overline{V_{ extsf{ss}}}$	22	16	_	Circuit ground potential				
$\overline{V_{CC}}$	44	38	_	Power Supply terminal for all operating modes				
N.C.	1, 12, 23, 34	6, 17, 28, 39	_	No connection, do not connect externally				

<sup>\*)</sup> I = Input O = Output




Figure 4
C513A-H Logic Symbol in Programming Mode




Figure 5
C513A-H Pin Configuration in Programming Mode (P-LCC-44)

Table 4
Pin Definitions and Functions in Programming Mode (C513A-H only)

Symbol	Pin Number	I/O*)	Function				
	P-LCC-44						
PRES	15	I	Programming Interface Reset A high level on this input resets the programming interface and its registers to their initial state.				
AD0 - AD7	43 - 36	I/O	Bidirectional Address/Data Bus AD0-7 is used to transfer data to and from the registers of the programming interface and to read the data of the memory field during EEPROM verification.				
PALE	16	I	Programming Address Latch Enable This input is used to latch address information at AD0-7. The trailing edge of PALE is used to latch the register addresses. Each read or write access in programming mode must be initiated by a PALE high pulse.				
PRD	18	I	Programming Read Control A low level at this pin (and PCS=low) enables the AD0-7 buffers for reading of the data or control registers of the programming interface.				
PWR	19	I	Programming Write Control  A low level at this pin (and PCS=low) causes the data at AD0- 7 to be written into the data or control registers of the programming interface.				
PCS	17	I	Programming Chip Select A low level at this pin enables the access to the registers of the programming interface. If PCS is active, either PRD or PWR control whether data is read or written into the registers.  PCS should be always deactivated between subsequent accesses to the programming interface.				
XTAL2	20	-	XTAL2 Output of the inverting oscillator amplifier.				
XTAL1	21	_	XTAL1 Input to the inverting oscillator amplifier and input to the internal clock generator circuits. To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected. During the device programming a clock must be always supplied.				

<sup>\*)</sup> I = Input O = Output



Table 4
Pin Definitions and Functions in Programming Mode (C513A-H only) (cont'd)

Symbol	Pin Number	I/O*)	Function						
	P-LCC-44								
PMS0 PMS1 PMS2 PMS3	35 33 32 10	1	mode. In normal mod	put the C513A-H le the programmir n in the table bel	into the program-ming ng mode select pins have ow. PMS0-3 must be set able below.  Required Logic Level 0 1 0				
$\overline{V_{ extsf{SS}}}$	22	_	Circuit ground pote	ential					
$\overline{V_{ m cc}}$	44	_	Power supply terminal for all operating modes						
N.C.	1-9, 11-14, 23-31, 34	-	No connection These pins must not be connected.						

<sup>\*)</sup> I = Input O = Output

### **Functional Description**

The C511/C513 microcontrollers are fully compatible to the standard 8051/80C52 and C500 microcontroller family. While maintaining all architectural and operational characteristics of the 80C52/C500 the C511/C513 incorporates enhancements such as additional internal XRAM and a second (synchronous) serial interface unit.

Figure 6 shows a block diagram of the C511/C513 microcontroller family.




Figure 6
Block Diagram of the C511/C513 Units

Reset Value: 00H

#### **CPU**

The C511/C513 are efficient both as a controller and as an arithmetic processor. It has extensive facilities for binary and BCD arithmetic and for bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44 % one-byte, 41 % two-byte, and 15 % three-byte instructions. With a 12 MHz crystal, 58 % of the instructions execute in 1  $\mu$ s.

### Special Function Register PSW (Address D0<sub>H</sub>)

	MSB							LSB	
Bit No.	7	6	5	4	3	2	1	0	_
D0 <sub>H</sub>	CY	AC	F0	RS1	RS0	OV	F1	Р	PSW

Bit	Function
CY	Carry Flag
AC	Auxiliary Carry Flag (for BCD operations)
F0	General Purpose Flag
RS1 RS0 0 0 0 1 1 0 1 1	Register Bank select control bits Bank 0 selected, data address 00 <sub>H</sub> -07 <sub>H</sub> Bank 1 selected, data address 08 <sub>H</sub> -0F <sub>H</sub> Bank 2 selected, data address 10 <sub>H</sub> -17 <sub>H</sub> Bank 3 selected, data address 18 <sub>H</sub> -1F <sub>H</sub>
OV	Overflow Flag
F1	General Purpose Flag
P	Parity Flag Set/cleared by hardware each instruction cycle to indicate an odd/even number of "one" bits in the accumulator, i.e. even parity.

### **Special Function Registers**

All registers except the program counter and the four general purpose register banks reside in the special function register area.

The 34 special function registers (SFR) include pointers and registers that provide an interface between the CPU and the other on-chip peripherals. There are also 128 directly addressable bits within the SFR area.

All SFRs are listed in **table 5** and **table 6**. In **table 5** they are organized in groups which refer to the functional blocks of the C511/C513. **Table 6** illustrates the contents of the SFRs, e.g. the bits of the SFRs, in numeric order of their addresses.

Table 5 **SFRs - Functional Blocks** 

Block	Symbol	Name	Address	Contents after Reset
CPU	ACC B DPH DPL PSW SP SYSCON	Accumulator B-Register Data Pointer, High Byte Data Pointer, Low Byte Program Status Word Stack Pointer System Control Reg. C511/C511A/C513 C513A/C513A-H	EO <sub>H</sub> 1) FO <sub>H</sub> 1) 83 <sub>H</sub> 82 <sub>H</sub> DO <sub>H</sub> 1) 81 <sub>H</sub> B1 <sub>H</sub> B1 <sub>H</sub>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 07 <sub>H</sub> 101X0XXX <sub>B</sub> <sup>3)</sup> 101X0XX0 <sub>B</sub> <sup>3)</sup>
Interrupt System	IE IP	Interrupt Enable Register Interrupt Priority Register	A8 <sub>H</sub> <sup>1)</sup> B8 <sub>H</sub> <sup>1)</sup>	00H X0000000B <sup>3)</sup>
Ports	P0 P1 P2 P3	Port 0 Port 1 Port 2 Port 3	80 <sub>H</sub> <sup>1)</sup> 90 <sub>H</sub> <sup>1)</sup> A0 <sub>H</sub> <sup>1)</sup> B0 <sub>H</sub> <sup>1)</sup>	FF <sub>H</sub> FF <sub>H</sub> FF <sub>H</sub>
SSC	SSCCON STB SRB SCF SCIEN SSCMOD	SSC Control Register SSC Transmit Buffer SSC Receive Register SSC Flag Register SSC Interrupt Enable Register SSC Mode Test Register	E8H <sup>1)</sup> E9H EAH F8H <sup>1)</sup> F9H EBH	07 <sub>H</sub> XX <sub>H</sub> <sup>3</sup> ) XX <sub>H</sub> <sup>3</sup> ) XXXXXXX00 <sub>B</sub> <sup>3)</sup> XXXXXXX00 <sub>B</sub> <sup>3)</sup> 00 <sub>H</sub>
USART	PCON <sup>2)</sup> SBUF SCON	Power Control Register Serial Channel Buffer Register Serial Channel 1 Control Register	87 <sub>H</sub> 99 <sub>H</sub> <b>98<sub>H</sub></b> 1)	0XXX0000 <sub>B</sub> 3) XX <sub>H</sub> 3) 00 <sub>H</sub>
Timer 0 / Timer 1	TCON TMOD TL0 TL1 TH0 TH1	Timer Control Register Timer Mode Register Timer 0, Low Byte Timer 1, Low Byte Timer 0, High Byte Timer 1, High Byte	88 <sub>H</sub> 1) 89 <sub>H</sub> 8A <sub>H</sub> 8B <sub>H</sub> 8C <sub>H</sub> 8D <sub>H</sub>	00H 00H 00H 00H 00H 00H
Timer 2	T2CON T2MOD RC2L RC2H TL2 TH2	Timer 2 Control Register Timer 2 Mode Register Timer 2 Reload/Capture Register, Low Byte Timer 2 Reload/Capture Register, High Byte Timer 2 Low Byte Timer 2 High Byte	C8H <sup>1)</sup> C9H CAH CBH CCH CDH	00 <sub>H</sub> XXXXXXXX0 <sub>B</sub> <sup>3)</sup> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>
Power Save Mode	PCON 2)	Power Control Register	87 <sub>H</sub>	0XXX0000B <sup>3)</sup>

Bit-addressable special function registers

2) This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

<sup>3)</sup> X means that the value is indeterminate and the location is reserved



Table 6
Contents of the SFRs, SFRs in Numeric Order of their Addresses

Addr	Register	Content after Reset <sup>1)</sup>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
80 <sub>H</sub>	P0	FFH	.7	.6	.5	.4	.3	.2	.1	.0
81 <sub>H</sub>	SP	07 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
82 <sub>H</sub>	DPL	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
83 <sub>H</sub>	DPH	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
87 <sub>H</sub>	PCON	0XXX- 0000B	SMOD	_	_	_	GF1	GF0	PDE	IDLE
88 <sub>H</sub>	TCON	00H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
89 <sub>H</sub>	TMOD	00 <sub>H</sub>	GATE	C/T	M1	МО	GATE	С/Т	M1	МО
8A <sub>H</sub>	TL0	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
8B <sub>H</sub>	TL1	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
8C <sub>H</sub>	THO	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
8D <sub>H</sub>	TH1	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
90 <sub>H</sub>	P1	FFH	-	-	SLS	STO	SRI	SCLK	T2EX	T2
98 <sub>H</sub>	SCON	00 <sub>H</sub>	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
99 <sub>H</sub>	SBUF	хх <sub>Н</sub>	.7	.6	.5	.4	.3	.2	.1	.0
A0 <sub>H</sub>	P2	FFH	.7	.6	.5	.4	.3	.2	.1	.0
A8 <sub>H</sub>	IE	00H	EAL	ESSC	ET2	ES0	ET1	EX1	ET0	EX0
вон	P3	FFH	RD	WR	T1	то	INT1	INTO	TxD0	RxD0
B1 <sub>H</sub>	SYSCON	2)	1	0	EALE	_	0	_	_	XMAP <sup>2)</sup>
ввн	IP	x000- 0000 <sub>B</sub>	_	PSSC	PT2	PS	PT1	PX1	PT0	PX0
C8H	T2CON	00 <sub>H</sub>	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/ RL2
C9H	T2MOD	XXXX- XXX0 <sub>B</sub>	-	_	_	_	_	_	_	DCEN
CAH	RC2L	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
СВН	RC2H	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
CCH	TL2	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
CDH	TH2	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
D0 <sub>H</sub>	PSW	00H	CY	AC	F0	RS1	RS0	OV	F1	Р
E0 <sub>H</sub>	ACC	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
E8 <sub>H</sub>	SSCCON	07 <sub>H</sub>	SCEN	TEN	MSTR	CPOL	СРНА	BRS2	BRS1	BRS0
E9 <sub>H</sub>	STB	xx <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
EAH	SRB	xx <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
EBH	SSCMOD	00H <sup>3)</sup>	0	0	0	0	0	0	0	0
F0 <sub>H</sub>	В	00H	.7	.6	.5	.4	.3	.2	.1	.0

Table 6 Contents of the SFRs, SFRs in Numeric Order of their Addresses (cont'd)

Addr	Register	Content after Reset <sup>1)</sup>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
F8 <sub>H</sub>	SCF	XXXX- XX00B	-	-	7	-	-	-	WCOL	TC
F9 <sub>H</sub>	SCIEN	XXXX- XX00B	_		_	_	_	_	WCEN	TCEN

<sup>1)</sup> X means that the value is indeterminate and the location is reserved.

Shaded registers are bit-addressable special function registers.

<sup>2)</sup> The availability of the XMAP bit and the reset value of SYSCON depends on the specific microcontroller :

C511/C511A/C513: 101X0XXX<sub>B</sub> - bit XMAP is not available
C513A/C513A-H : 101X0XX0<sub>B</sub> - bit XMAP is available

This register ist only used for test purposes and must not be written. Otherwise unpredictable results may



### Timer/ Counter 0 and 1

Timer/Counter 0 and 1 can be used in four operating modes as listed in table 7:

Table 7
Timer/Counter 0 and 1 operating modes

Mode	Description		TM	OD		Input Clock		
		Gate	C/T	М1	МО	internal	external (max)	
0	8-bit timer/counter with a divide-by-32 prescaler	X	Х	0	0	$f_{ m OSC}/_{12\times32}$	fosd24×32	
1	16-bit timer/counter	X	Х	0	1	$f_{ m OSC}/_{ m 12}$	$f_{ m OSC}/_{ m 24}$	
2	8-bit timer/counter with 8-bit auto-reload	X	X	1	0	$f_{ m OSC}I_{ m 12}$	foscl <sub>24</sub>	
3	Timer/counter 0 used as one 8-bit timer/counter and one 8-bit timer Timer 1 stops	Х	X	1	1	fosd <sub>12</sub>	fosd24	

In "timer" function ( $C/\overline{T}$  = '0') the register is incremented every machine cycle. Therefore the count rate is  $f_{OSC}/12$ .

In "counter" function the register is incremented in response to a 1-to-0 transition at its corresponding external input pin (P3.4/T0, P3.5/T1). Since it takes two machine cycles to detect a falling edge the max. count rate is  $f_{\rm OSC}/24$ . External inputs  $\overline{\rm INT0}$  and  $\overline{\rm INT1}$  (P3.2, P3.3) can be programmed to function as a gate to facilitate pulse width measurements. **Figure 7** illustrates the input clock logic.




Figure 7
Timer/Counter 0 and 1 Input Clock Logic

### Timer / Counter 2 (not available in the C511/C511A)

Timer 2 is a 16-bit Timer/Counter with up/down count feature. It can operate either as timer or as an event counter which is selected by bit  $C/\overline{T2}$  (T2CON.1). It has three operating modes as shown in **table 8**.

Table 8
Timer/Counter 2 Operating Modes

	T	2CON		T2MOD	T2CON			Input	Clock
Mode	R×CLK or T×CLK	or RI2 TR2		P1.1/ T2EX	Remarks	internal	external (P1.0/T2)		
16-bit Auto-	0	0	1	0	0	X	reload upon overflow		
reload	0	0	1	0	1	<b>\</b>	reload trigger (falling edge)	f <sub>osc</sub> /12	max $f_{ m osc}$ /24
	0	0	1	1	X	0	Down counting		
	0	0	1	1	X	1	Up counting		
16-bit Cap- ture	0	1	1	Х	0	Х	16-bit Timer/ Counter (only up-counting)	6 140	max
	0	1	1	X	1	<b>↓</b>	capture TH2, TL2 → RC2H, RC2L	$f_{\rm osc}/12$	$f_{ m osc}$ /24
Baud Rate Gene-	1	Х	1	Х	0	X	no overflow interrupt request (TF2)	f IO	max
rator	1	X	1	X	1	Ţ	extra external interrupt ("Timer 2")	$f_{\rm osc}/2$	$f_{ m osc}$ /24
off	X	X	0	X	X	Χ	Timer 2 stops	_	_



### Serial Interface (USART, not available in the C511/C511A)

The serial port is full duplex and can operate in four modes (one synchronous mode, three asynchronous modes) as illustrated in **table 9**. **Figure 8** illustrates the block diagram of Baudrate generation for the serial interface.

Table 9
USART Operating Modes

NA1 -	SCON SM0 SM1		Baudrate	Description			
Mode							
0	0	0	f <sub>osc</sub> /12	Serial data enters and exits through R×D. T×D outputs the shift clock. 8-bit are transmitted/received (LSB first)			
1	0	1	Timer 1/2 overflow rate	8-bit UART 10 bits are transmitted (through T×D) or received (R×D)			
2	1	0	$f_{ m osc}$ /32 or $f_{ m osc}$ /64	9-bit UART 11 bits are transmitted (T×D) or received (R×D)			
3	1	1	Timer 1/2 overflow rate	9-bit UART Like mode 2 except the variable baud rate			




Figure 8
Block Diagram of Baud Rate Generation for the Serial Interface

The possible baudrates can be calculated using the formulas given in **table 10**.

Table 10 Baudrates Selection

Baud rate derived from	Interface Mode	Baudrate
Oscillator	0 2	$f_{ m OSC}$ /12 ( $2^{ m SMOD}  imes f_{ m OSC}$ )/64
Timer 1 (16-bit timer) (8-bit timer with 8-bit autoreload)	1,3 1,3	$(2^{ m SMOD}  imes  ext{timer 1 overflow rate})/32 \ (2^{ m SMOD}  imes f_{ m OSC})/(32  imes 12  imes (256-TH1))$
Timer 2	1,3	$f_{ m OSC}$ /(32 × (65536-(RC2H, RC2L))

### Synchronous Serial Channel (SSC)

The C511/C513 microcontrollers provide a Synchronous Serial Channel unit, the SSC. This interface is compatible to the popular SPI serial bus interface. It can be used for simple I/O expansion via shift registers, for connection of a variety of peripheral components, such as A/D converters, EEPROMs etc., or for allowing several microcontrollers to be interconnected in a master/slave structure. It supports full-duplex or half-duplex operation and can run in a master or a slave mode. **Figure 9** shows the block diagram of the SSC.




Figure 9 SSC Blockdiagram

### Additional On-Chip XRAM (not available in the C511/C511A/C513)

The C513A/C513A-H contain another 256 byte of on-chip RAM additional to the 256 byte internal RAM. This RAM is called XRAM ('eXtended RAM').

The additional on-chip XRAM is logically located in the external data memory range from address FF00<sub>H</sub> to FFFF<sub>H</sub>. The contents of the XRAM are not affected by a reset. After power up the content is undefined, while it remains unchanged during and after reset as long as the power supply is not turned off. The XRAM is controlled by SFR SYSCON as shown in **table 11**.

Table 11
Control of the XRAM

SFR SYSCON Bit XMAP	Description
0	Reset value. Access to XRAM is disabled.
1	XRAM enabled. The signals $\overline{\text{RD}}$ and $\overline{\text{WR}}$ are not activated during MOVX accesses in the XRAM address range.

The XRAM is accessed as external data memory. Therefore, MOVX instruction types must be used for accessing the XRAM. A general overview gives **table 12**.

Table 12
Accessing the XRAM

Instruction using	Instruction	Remarks
DPTR (16-bit addr.)	MOVX A @DPTR MOVX @DPTR,A	Normally the use of these instructions would use a physically external memory. However, in the C513A/C513A-H the XRAM is accessed if it is enabled by bit XMAP and the 16-bit address (DPTR) is within the XRAM address range FF00H - FFFFH.
R0/R1 (8-bit addr.)	MOVX A, @Ri MOVX @Ri,A	If XRAM is enabled in the C513A/C513A-H, MOVX instructions using Ri will always access the internal XRAM. External data memory cycles will not be generated in this case. If the XRAM is disabled, MOVX instructions using Ri will generate normal external data memory cycles.

### **Interrupt System**

The C511/C513 provide 7 interrupt sources with two priority levels. **Figure 10** gives a general overview of the interrupt sources and illustrates the request and control flags.




Figure 10 Interrupt Request Sources

Table 13 Interrupt Sources and their Corresponding Interrupt Vectors

Source (Request Flags)	Vector	Vector Address
IE0	External interrupt 0	0003 <sub>H</sub>
TF0	Timer 0 interrupt	000B <sub>H</sub>
IE1	External interrupt 1	0013 <sub>H</sub>
TF1	Timer 1 interrupt	001B <sub>H</sub>
RI + TI	USART serial port interrupt, (C513/C513A/C513A-H only) Timer 2 interrupt	0023 <sub>H</sub>
TF2 + EXF2 SSCI	Synchronous serial channel interrupt (SSC)	002B <sub>H</sub> 0043 <sub>H</sub>

A low-priority interrupt can itself be interrupted by a high-priority interrupt, but not by another low-priority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt source.

If two requests of different priority level are received simultaneously, the request of higher priority is serviced. If requests of the same priority are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence as shown in **table 14**.

Table 14
Priority-within-Level Structure

Interrupt Source		Priority
External Interrupt 0,	IE0	High
Synchronous Serial Channe	I SSC	
Timer 0 Interrupt,	TF0	
External Interrupt 1,	IE1	↓
Timer 1 Interrupt,	TF1	
Universal Serial Channel,	RI or TI	
Timer 2 Interrupt,	TF2 or EXF2	Low

### **Power Saving Modes**

Two power down modes are available, the idle mode and the power down mode. In the idle mode only the CPU will be deactivated while in the power down mode the on-chip oscillator is stopped.

The bits PDE and IDLE select the power down mode or the idle mode, respectively. If the power down mode and the idle mode are set at the same time, power down takes precedence. **Table 15** gives a general overview of the power saving modes.

Table 15
Entering and leaving the power saving modes

Mode	Entering Example	Leaving by	Remarks
Idle mode	ORL PCON, #01H	<ul><li>– enabled interrupt</li><li>– Hardware Reset</li></ul>	CPU is gated off CPU status registers maintain their data. Peripherals are active
Power Down Mode	ORL PCON, #02H	Hardware Reset	Oscillators are stopped. Contents of on-chip RAM and SFR's are maintained (leaving power down mode means redefinition of SFR's contents)

In the power down mode of operation,  $V_{\rm CC}$  can be reduced to minimize power consumption. It must be ensured, however, that  $V_{\rm CC}$  is not reduced before the power down mode is invoked, and that  $V_{\rm CC}$  is restored to its normal operating level, before the power down mode is terminated. The reset signal that terminates the power down mode also restarts the oscillator. The reset should not be activated before  $V_{\rm CC}$  is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize (similar to power-on reset).

### **Absolute Maximum Ratings**

Ambient temperature under bias $(T_A)$	
Storage temperature ( $T_{ST}$ )	
Voltage on $V_{\rm CC}$ pins with respect to ground $(V_{\rm SS})$	
Input current on any pin during overload condition  Absolute sum of all input currents during overload condition	
Power dissipation	TBD

#### Note:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions ( $V_{\rm IN} > V_{\rm CC}$  or  $V_{\rm IN} < V_{\rm SS}$ ) the Voltage on  $V_{\rm CC}$  pins with respect to ground ( $V_{\rm SS}$ ) must not exceed the values defined by the absolute maximum ratings.

### **DC Characteristics**

 $V_{\rm CC}$  = 5 V + 10 %, -15 %;  $V_{\rm SS}$  = 0 V;  $T_{\rm A}$  = 0 to +70 °C

Parameter	Symbol	Limit Values		Unit	Test Condition	
		min. max.				
Input low voltage (except EA, RESET)	$V_{IL}$	- 0.5	0.2 V <sub>CC</sub> - 0.1	V	-	
Input low voltage (EA)	$V_{IL1}$	- 0.5	0.2 V <sub>CC</sub> - 0.3	V	-	
Input low voltage (RESET)	$V_{IL2}$	- 0.5	0.2 V <sub>cc</sub> + 0.1	V	-	
Input high voltage (except EA, RESET, XTAL1)	$V_{IH}$	0.2 V <sub>CC</sub> + 0.9	V <sub>CC</sub> + 0.5	٧	_	
Input high voltage to XTAL1	$V_{IH1}$	0.7 V <sub>CC</sub>	$V_{\rm CC}$ + 0.5	V	_	
Input high voltage to $\overline{EA}$ , RESET	$V_{IH2}$	0.6 V <sub>CC</sub>	$V_{\rm CC}$ + 0.5	V	_	
Output low voltage Ports 1, 2, 3 (except P1.2, P1.4) Port 0, ALE, PSEN P1.2 / P1.4 pull-down transistor resistance	$V_{ m OL} \ V_{ m OL1} \ R_{ m DSon}$	- - -	0.45 0.45 120	V V Ω	$I_{\rm OL}$ = 1.6 mA <sup>1)</sup> $I_{\rm OL}$ = 3.2 mA <sup>1)</sup> $V_{\rm OL}$ = 0.45 V	
Output high voltage Ports 1, 2, 3  Port 0 in ext. bus mode, ALE, PSEN P1.2 / P1.4 pull-up transistor resistance	$V_{ m OH}$ $V_{ m OH1}$ $R_{ m DSon}$	2.4 0.9 V <sub>CC</sub> 2.4 0.9 V <sub>CC</sub>	- - - - 120	V V V Ω	$I_{\rm OH}$ = $-$ 80 $\mu$ A $I_{\rm OH}$ = $-$ 10 $\mu$ A $I_{\rm OH}$ = $-$ 800 $\mu$ A $I_{\rm OH}$ = $-$ 80 $\mu$ A $V_{\rm OH}$ = 0.9 $V_{\rm CC}$	
Logic 0 input current (Ports 1, 2, 3)	$I_{IL}$	<b>– 10</b>	<b>–</b> 50	μ <b>A</b>	$V_{\rm IN}$ = 0.45 V	
Logical 1-to-0 transition current (Ports 1, 2, 3)	$I_{TL}$	- 65	- 650	μΑ	V <sub>IN</sub> = 2 V	
Maximum output low current per pin (Ports 0, 1, 2, 3)	$I_{OLM}$	_	5	mA	<i>V</i> <sub>OL</sub> ≤ 1 V	
Maximum output low current per port	$I_{PL}$	_	30	mA	-	
Input leakage current Port 0 (if EA=0), EA, P1.2, P1.3, P1.5 as SSC inputs	$I_{LI}$	_	± 1	μA	$0.45 < V_{\rm IN} < V_{\rm CC}$	
Pin capacitance 7)	$C_{IO}$	_	10	pF	$f_{\rm C}$ = 1 MHz, $T_{\rm A}$ = 25 °C	



### DC Characteristics (cont'd)

 $V_{\rm CC}$  = 5 V + 10 %, -15 %;  $V_{\rm SS}$  = 0 V;  $T_{\rm A}$  = 0 to +70 °C

Parameter	Symbol	Limit Values		Unit	<b>Test Condition</b>	
		typ. <sup>8)</sup>	max.			
Power supply current:						
C511/C511A/C513/C513A						
Active mode, 12 MHz 6)	$I_{ m CC}$	7	9.5	mA	$V_{\rm CC}$ = 5 V, <sup>4)</sup>	
Idle mode, 12 MHz 6)	$I_{ ext{CC}}$	3.5	4.5	mA	$V_{\rm CC} = 5 \text{ V},^{5)}$	
Power Down Mode	$I_{PD}$	TBD	50	μA	$V_{\rm CC}$ = 2 5.5 V, <sup>3)</sup>	
C513A-H	'-					
Active mode, 12 MHz 6)	$I_{ m CC}$	16	TBD	mA	$V_{\rm CC} = 5 \text{ V},^{4)}$	
Idle mode, 12 MHz 6)	$I_{\sf CC}$	6	TBD	mA	$V_{\rm CC} = 5 \text{ V},^{5)}$	
Power Down Mode	$I_{PD}$	TBD	50	μA	$V_{\rm CC} = 2 \dots 5.5  V^{3}$	

#### Notes:

- Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the  $V_{\rm OL}$  of ALE and port 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading > 100 pF), the noise pulse on ALE line may exceed 0.8 V. In such cases it may be desirable to qualify ALE with a schmitt-trigger, or use an address latch with a schmitt-trigger strobe input.
- Capacitive loading on ports 0 and 2 may cause the  $V_{\rm OH}$  on ALE and  $\overline{\rm PSEN}$  to momentarily fall bellow the 0.9  $V_{\rm CC}$  specification when the address lines are stabilizing.
- <sup>3)</sup>  $I_{PD}$  (Power Down Mode) is measured under following conditions: EA = Port0 =  $V_{CC}$ ; RESET =  $V_{SS}$ ; XTAL2 = N.C.; XTAL1 =  $V_{CC}$ ; all other pins are disconnected.
- $I_{\rm CC}$  (active mode) is measured with: XTAL1 driven with  $t_{\rm CLCH}$ ,  $t_{\rm CHCL}$  = 5 ns,  $V_{\rm IL}$  =  $V_{\rm SS}$  + 0.5 V,  $V_{\rm IH}$  =  $V_{\rm CC}$  – 0.5 V; XTAL2 = N.C.;  $\overline{\rm EA}$  = Port0 = RESET =  $V_{\rm CC}$ ; all other pins are disconnected.  $I_{\rm CC}$  would be slightly higher if a crystal oscillator is used (appr. 1 mA).
- $I_{\rm CC}$  (Idle mode) is measured with all output pins disconnected and with all peripherals disabled; XTAL1 driven with  $t_{\rm CLCH}$ ,  $t_{\rm CHCL}$  = 5 ns,  $V_{\rm IL}$  =  $V_{\rm SS}$  + 0.5 V,  $V_{\rm IH}$  =  $V_{\rm CC}$  0.5 V; XTAL2 = N.C.; RESET =  $\overline{\rm EA}$  =  $V_{\rm SS}$ ; Port0 =  $V_{\rm CC}$ ; all other pins are disconnected;
- $^{6)}$   $I_{\rm CC\;Max}$  at other frequencies is given by:

C511/C511A/C513/C513A: Active mode: TBD Idle mode: TBD

C513A-H: Active mode: TBD

Idle mode: TBD

where  $f_{\rm OSC}$  is the oscillator frequency in MHz.  $I_{\rm OC}$  values are given in mA and measured at  $V_{\rm OC}$  = 5 V.

- 7) This parameter is periodically sampled and not 100% tested.
- <sup>8)</sup> The typical  $I_{\rm CC}$  values are periodically measured at  $T_{\rm A}$  = +25 °C but not 100% tested.

### AC Characteristics (applies to all C511/513 Family Microcontrollers)

 $V_{\rm CC}$  = 5 V + 10 %, -15 %;  $V_{\rm SS}$  = 0 V  $T_{\rm A}$  = 0 °C to + 70 °C

( $C_{\rm L}$  for port 0, ALE and  $\overline{\rm PSEN}$  outputs = 100 pF;  $C_{\rm L}$  for all other outputs = 80 pF)

### **Program Memory Characteristics**

Parameter	Symbol	Limit Values				
		12 MHz Clock		Variable Clock $1/t_{ m CLCL}$ = 3.5 MHz to 12 MHz		
		min.	max.	min.	max.	1
ALE pulse width	t <sub>LHLL</sub>	127	-	2t <sub>CLCL</sub> - 40	_	ns
Address setup to ALE	t <sub>AVLL</sub>	43	-	t <sub>CLCL</sub> – 40	_	ns
Address hold after ALE	t <sub>LLAX</sub>	60	_	t <sub>CLCL</sub> – 23	_	ns
ALE low to valid instr in	t <sub>LLIV</sub>	_	233	_	4t <sub>CLCL</sub> - 100	ns
ALE to PSEN	$t_{LLPL}$	58	_	t <sub>CLCL</sub> – 25	_	ns
PSEN pulse width	$t_{PLPH}$	215	_	$3t_{\text{CLCL}} - 35$	_	ns
PSEN to valid instr in	$t_{PLIV}$	_	150	_	3t <sub>CLCL</sub> - 100	ns
Input instruction hold after PSEN	$t_{PXIX}$	0	-	0	_	ns
Input instruction float after PSEN	t <sub>PXIZ</sub> *)	_	63	_	t <sub>CLCL</sub> – 20	ns
Address valid after PSEN	t <sub>PXAV</sub> *)	75	_	<i>t</i> <sub>CLCL</sub> – 8	_	ns
Address to valid instr in	t <sub>AVIV</sub>	_	302	_	5t <sub>CLCL</sub> – 115	ns
Address float to PSEN	$t_{AZPL}$	0	_	0	_	ns

<sup>\*)</sup> Interfacing the C511/513 microcontrollers to devices with float times up to 75 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

## **External Data Memory Characteristics**

Parameter	Symbol	Limit Values				Unit
		12 MHz Clock		Variable Clock $1/t_{ m CLCL}$ = 3.5 MHz to 12 MHz		
		min.	max.	min.	max.	
RD pulse width	$t_{RLRH}$	400	_	6 <i>t</i> <sub>CLCL</sub> – 100	_	ns
WR pulse width	$t_{WLWH}$	400	-	6 <i>t</i> <sub>CLCL</sub> – 100	_	ns
Address hold after ALE	t <sub>LLAX2</sub>	132	_	2t <sub>CLCL</sub> - 35	_	ns
RD to valid data in	$t_{RLDV}$	_	252	_	5t <sub>CLCL</sub> - 165	ns
Data hold after RD	$t_{RHDX}$	0	_	0	_	ns
Data float after RD	$t_{RHDZ}$	_	97	_	$2t_{\text{CLCL}} - 70$	ns
ALE to valid data in	$t_{LLDV}$	_	517	_	8t <sub>CLCL</sub> - 150	ns
Address to valid data in	t <sub>AVDV</sub>	_	585	_	$9t_{CLCL} - 165$	ns
ALE to WR or RD	$t_{\sf LLWL}$	200	300	$3t_{\text{CLCL}} - 50$	$3t_{\text{CLCL}} + 50$	ns
Address valid to WR or RD	t <sub>AVWL</sub>	203	_	4t <sub>CLCL</sub> - 130	_	ns
WR or RD high to ALE high	t <sub>WHLH</sub>	43	123	$t_{\rm CLCL} - 40$	t <sub>CLCL</sub> + 40	ns
Data valid to WR transition	$t_{\sf QVWX}$	33	_	t <sub>CLCL</sub> - 50	_	ns
Data setup before WR	$t_{\sf QVWH}$	433	_	7 <i>t</i> <sub>CLCL</sub> <b>–</b> 150	_	ns
Data hold after WR	$t_{WHQX}$	33	_	$t_{\rm CLCL} - 50$	_	ns
Address float after RD	t <sub>RLAZ</sub>	_	0	_	0	ns

### **SSC Interface Characteristics**

Parameter	Symbol		Limit Values	Unit	
		min.	max.		
Clock Cycle Time : Master Mode	$t_{ m SCLK}$	666	_	ns	
Slave Mode	$t_{ m SCLK}$	600	_	ns	
Clock high time	$t_{\rm SCH}$	250	_	ns	
Clock low time	$t_{ m SCL}$	250	_	ns	
Data output delay	$t_{D}$	_	100	ns	
Data output hold	$t_{HO}$	0	_	ns	
Data input setup	$t_{\mathrm{S}}$	100	_	ns	
Data input hold	t <sub>HI</sub>	100	_	ns	
TC bit set delay	$t_{ m DTC}$	_	16 t <sub>CLCL</sub>	ns	

#### **External Clock Characteristics**

Parameter	Symbol		Limit Values			
		Freq				
		min.	max.			
Oscillator period	$t_{ m CLCL}$	83.3	285	ns		
High time	$t_{CHCX}$	20	$t_{\rm CLCL} - t_{\rm CLCX}$	ns		
Low time	$t_{ m CLCX}$	20	$t_{\rm CLCL} - t_{\rm CHCX}$	ns		
Rise time	$t_{CLCH}$	_	20	ns		
Fall time	$t_{CHCL}$	_	20	ns		




Figure 11 Program Memory Read Cycle




Figure 12 Data Memory Read Cycle





Figure 13 Data Memory Write Cycle



**Notes:** Shown is the data/clock relationship for CPOL = CPHA = 1. The timing diagram is valid for the other cases accordingly.

In the case of slave mode and CPHA = 0, the output delay for the MSB applies to the falling edge of  $\overline{SLS}$  (if transmitter is enabled).

In the case of master mode and CPHA = 0, the MSB becomes valid after the data has been written into the shift register, i.e. at least one half SCLK clock cycle before the first clock transition.

Figure 14 SSC Timing




Figure 15
External Clock Drive at XTAL1



### ROM Verification Characteristics (only ROM versions C511 / C511A / C513 / C513A)

Parameter	Symbol		Unit	
		min.	max.	
Address to valid data	$t_{AVQV}$	_	48 <i>t</i> <sub>CLCL</sub>	ns
ENABLE to valid data	$t_{\sf ELQV}$	_	48t <sub>CLCL</sub>	ns
Data float after ENABLE	$t_{EHQZ}$	0	48 <i>t</i> <sub>CLCL</sub>	ns
Oscillator frequency	1/t <sub>CLCL</sub>	4	6	MHz




Figure 16 ROM Verification Timing

### AC Characteristics of C513A-H Programming Interface

 $V_{\rm CC}$  = 5 V  $\,$  10 %,  $V_{\rm SS}$  = 0 V;  $T_{\rm A}$  = +25 °C  $\,$  10 °C; 1/tclcl = 8 MHz

Parameter	Symbol		Unit	
		min.	max.	
ALE pulse width	$t_{PLL}$	60	_	ns
Address setup to ALE	$t_{PAL}$	20	_	ns
Address hold after ALE	$t_{PLA}$	20	_	ns
Address to valid data out	$t_{PAD}$	_	230	ns
PRD/PWR pulse width	$t_{\rm PCC}$	250	_	ns
PRD to valid data out	$t_{PRDV}$	_	200	ns
Data hold after PWR	$t_{PWDH}$	0	_	ns
Data float after PRD	$t_{PDZ}$	_	40	ns
Chip select setup to ALE active	$t_{PCS}$	0	_	ns
Chip select hold after PRD/PWR inactive	$t_{PCH}$	0	_	ns
ALE to PWR or PRD	$t_{PLC}$	90	_	ns
PWR or PRD high to ALE high	$t_{PCL}$	20	_	ns
Data setup before PWR rising edge	$t_{PWDS}$	50	_	ns
Data hold after PWR rising edge	$t_{PWDH}$	0	_	ns
Data float after PCS	t <sub>PDF</sub>	_	40	ns




Figure 17 C513A-H Programming Interface Read Cycle




Figure 18
C513A-H Programming Interface Write Cycle

# Reset Characteristics (C513A-H only)

Parameter	Symbol		Limit Values				
		12 MHz Clock		Variable Clock $1/t_{ m CLCL}$ = 3.5 MHz to 12 MHz			
		min.	max.	min.	max.		
RESET pulse width	$t_{RLRH}$	10	_	10	_	ms	






Figure 19 C513A-H Reset Pulse



AC Inputs during testing are driven at  $V_{\rm CC}$  - 0.5 V for a logic '1' and 0.45 V for a logic '0'. Timing measurements are made at  $V_{\rm IHmin}$  for a logic '1' and  $V_{\rm ILmax}$  for a logic '0'.

Figure 20 AC Testing: Input, Output Waveforms



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded  $V_{\rm OH}/V_{\rm OL}$  level occurs.  $I_{\rm OI}/I_{\rm OH} \ge \pm$  20 mA

Figure 21 AC Testing: Float Waveforms





Figure 22
Recommended Oscillator Circuits for Crystal Oscillator

### **Package Outlines**




### **Sorts of Packing**

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information"

SMD = Surface Mounted Device

Dimensions in mm



### **Sorts of Packing**

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information"

SMD = Surface Mounted Device

Dimensions in mm