

Data Sheet May 2002 FN1174.6


# Dual, 9MHz, Operational Transconductance Amplifier (OTA)

The CA3280 and CA3280A types consist of two variable operational amplifiers that are designed to substantially reduce the initial input offset voltage and the offset voltage variation with respect to changes in programming current. This design results in reduced "AGC thump," an objectionable characteristic of many AGC systems. Interdigitation, or crosscoupling, of critical portions of the circuit reduces the amplifier dependence upon thermal and processing variables.

The CA3280 has all the generic characteristics of an operational voltage amplifier except that the forward transfer characteristics is best described by transconductance rather than voltage gain, and the output is current, not voltage. The magnitude of the output current is equal to the product of transconductance and the input voltage. This type of operational transconductance amplifier was first introduced in 1969, and it has since gained wide acceptance as a gateable, gain controlled building block for instrumentation and audio applications, such as linearization of transducer outputs, standardization of widely changing signals for data processing, multiplexing, instrumentation amplifiers operating from the nanopower range to high current and high speed comparators.

For additional application information on this device and on OTAs in general, please refer to Application Notes: AN6818, AN6668, and AN6077.

#### **Pinout**



## **Ordering Information**

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CA3280AE	-55 to 125	16 Ld PDIP	E16.3
CA3280E	0 to 70	16 Ld PDIP	E16.3


#### **Features**

- Low Initial Input Offset Voltage: 500μV (Max) (CA3280A)
- Low Offset Voltage Change vs I<sub>ABC</sub>: <500μV (Typ) for All Types
- Low Offset Voltage Drift: 5μV/OC (Max) (CA3280A)
- Excellent Matching of the Two Amplifiers for All Characteristics
- Internal Current-Driven Linearizing Diodes Reduce the External Input Current to an Offset Component
- Flexible Supply Voltage Range . . . . . .  $\pm 2V$  to  $\pm 15V$

### **Applications**

- · Voltage Controlled Amplifiers
- · Voltage Controlled Oscillators
- Multipliers
- Demodulators
- Sample and Hold
- · Instrumentation Amplifiers
- · Function Generators
- Triangle Wave-to-Sine Wave Converters
- Comparators
- Audio Preamplifier

### Functional Diagram



### **Absolute Maximum Ratings**

Supply Voltage (Between V+ and V-)	+36V
Differential Input Voltage	5V
Input Voltage Range	V+ to V-
Input Current at I <sub>D</sub> = 0	. 100μΑ
Amplifier Bias Current (I <sub>ABC</sub> )	10mA
Output Short Circuit Duration (Note 2)	ndefinite
Linearizing Diode Bias Current, I <sub>D</sub>	5mA
Peak Input Current with Linearizing Diode	±I <sub>D</sub>

### **Thermal Information**

Thermal Resistance (Typical, Note 1)	θ <sub>JA</sub> ( <sup>o</sup> C/W)	θ <sub>JC</sub> (σC/W)
PDIP Package	90	N/A
Maximum Junction Temperature (Plastic F	Package)	
Maximum Storage Temperature Range .	6	5 <sup>o</sup> C to 150 <sup>o</sup> C
Maximum Lead Temperature (Soldering 1	0s)	300°C

### **Operating Conditions**

Temperature Range	
CA3280	0°C to 70°C
CA3280A	
Supply Voltage Range (Typ)	±2V to ±15V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

- 1.  $\theta_{JA}$  is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 2. Short circuit may be applied to ground or to either supply.

### **Electrical Specifications** For Equipment Design, at $T_A = 25^{\circ}C$ , $V_{SUPPLY} = \pm 15V$ , Unless Otherwise Specified

		TEST CONDITIONS		CA3280			CA3280A			
PARAMETER	SYMBOL			MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	V <sub>IO</sub>	I <sub>ABC</sub> = 1mA		-	-	3	-	-	0.5	mV
		I <sub>ABC</sub> = 100μA		-	0.7	3	-	0.25	0.5	mV
		I <sub>ABC</sub> = 10μA		-	-	3	-	-	0.5	mV
		I <sub>ABC</sub> = 1mA to 10μA, T <sub>A</sub> = Full Temp. Range		-	0.8	4	-	0.8	1.5	mV
Input Offset Voltage Drift	ΔV <sub>IO</sub>	$I_{ABC} = 1\mu A$ to 1mA		-	0.5	1	-	0.5	1	mV
		I <sub>ABC</sub> = 100μA, T <sub>A</sub> = Full Temperature Range		-	5	-	-	3	5	μV/ <sup>o</sup> C
Amplifier Bias Voltage	V <sub>ABC</sub>	I <sub>ABC</sub> = 100μA		-	1.2	-	-	1.2	-	V
Peak Output Voltage	V <sub>OM</sub> +	I <sub>ABC</sub> = 500μA		12	13.7	-	12.5	13.7	-	V
	V <sub>OM</sub> -			12	-14.3	-	-13.3	-14.3	-	V
	V <sub>OM</sub> +			12	13.9	-	12.5	13.9	-	V
	V <sub>OM</sub> -			12	-14.5	-	-13.5	-14.5	-	V
Common Mode Input Voltage Range	V <sub>ICR</sub>	I <sub>ABC</sub> = 100μA		-13	-	13	-13	-	13	V
Noise Voltage	e <sub>N</sub>	I <sub>ABC</sub> = 500μA	10Hz	-	20	-	-	20	-	nV/√ <del>Hz</del>
			1kHz	-	8	-	-	8	-	nV/√ <del>Hz</del>
			10kHz	-	7	-	-	7	-	nV/√ <del>Hz</del>
Input Offset Current	I <sub>IO</sub>	I <sub>ABC</sub> = 500μA		-Z	0.3	0.7	-	0.3	0.7	μΑ
Input Bias Current	I <sub>IB</sub>	I <sub>ABC</sub> = 500μA		-	1.8	5	-	1.8	5	μΑ
		I <sub>ABC</sub> = 500μA, T <sub>A</sub> = Full Temperature Range		-	3	8	-	3	8	μА

# CA3280, CA3280A

# $\textbf{Electrical Specifications} \quad \text{For Equipment Design, at T}_{A} = 25^{\circ}\text{C}, \ V_{SUPPLY} = \pm 15\text{V}, \ \text{Unless Otherwise Specified (Continued)}$

		TEST CONDITIONS		CA3280			CA3280A			
PARAMETER	SYMBOL			MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Peak Output Current	I <sub>OM</sub> +	I <sub>ABC</sub> = 500μA	Source	350	410	650	350	410	650	μΑ
	I <sub>OM</sub> -	=	Sink	-350	-410	-650	-350	-410	-650	μА
	I <sub>OM</sub> +	I <sub>ABC</sub> = 5μA	Source	3	4.1	7	3	4.1	7	μΑ
	I <sub>OM</sub> -	=	Sink	-3	-4.1	-7	-3	-4.1	-7	μА
Peak Output Current Sink and Source	I <sub>OM</sub> -, I <sub>OM</sub> +	I <sub>ABC</sub> = 500μA, T <sub>A</sub> = Full Temperature Range		350	450	550	350	450	550	μА
Linearization Diodes		I <sub>D</sub> = 100μA		-	10	-	-	10	-	μΑ
Offset Current		$I_D = 10\mu A$		-	0.5	1	-	0.5	1	μΑ
Dynamic Impedance		I <sub>D</sub> = 100μA		-	700	-	-	700	-	Ω
Diode Network Supply Current		I <sub>ABC</sub> = 100μA		250	400	800	250	400	800	μΑ
Amplifier Supply Current (Per Amplifier)	l+	I <sub>ABC</sub> = 500μA		-	2	2.4	-	2	2.4	mA
Amplifier Output Leakage Current	I <sub>OL</sub>	$I_{ABC} = 0, V_{O} = 0V$ $I_{ABC} = 0, V_{O} = 30V$		-	0.015	0.1	-	0.015	0.1	nA
				-	0.15	1	-	0.15	1	nA
Common Mode Rejection Ratio	CMRR	I <sub>ABC</sub> = 100μA		80	100	-	94	100	-	dB
Power Supply Rejection Ratio	PSRR	I <sub>ABC</sub> = 100μA		86	105	-	94	105	-	dB
Open Loop Voltage Gain		$I_{ABC} = 100 \mu A,$ $R_{L} = \infty, V_{O} = 20 V_{P-P}$		94	100	-	94	100	-	dB
		$R_L = \infty$ , $v_O = 20$	<sup>IV</sup> P-P	50	100	-	50	100	-	kV/V
Forward Transconductance	G <sub>M</sub>	I <sub>ABC</sub> = 50μA, Large Signal		-	0.8	1.2	-	0.8	1.2	mS
	9м	I <sub>ABC</sub> = 1mA, Sm	all Signal	-	16	22	1	16	22	mS
Input Resistance	R <sub>I</sub>	$I_{ABC} = 10\mu A$		0.5	-	-	0.5	-	-	MΩ
Channel Separation		f = 1kHz		-	94	-	-	94	-	dB
Open Loop Total Harmonic Distortion	THD	$f = 1kHz, I_{ABC} = 1.5mA,$ $R_L = 15k\Omega, V_O = 20V_{P-P}$		-	0.4	-	-	0.4	-	%
Bandwidth	f <sub>T</sub>	$I_{ABC} = 1mA, R_L = 100\Omega$		-	9	-	-	9	-	MHz
Slew Rate, Open Loop	SR	I <sub>ABC</sub> = 1mA		-	125	-	-	125	-	V/µs
Capacitance	CI	I <sub>ABC</sub> = 100μA	Input	-	4.5	-	-	4.5	-	pF
	CO		Output	-	7.5	-	-	7.5	-	pF
Output Resistance	RO	I <sub>ABC</sub> = 100μA		-	63	-	ı	63	-	ΜΩ

### **Test Circuits and Waveforms**




FIGURE 1. LEAKAGE CURRENT TEST CIRCUIT







FIGURE 2. CHANNEL SEPARATION TEST CIRCUIT






 $I_{ABC}$  = 650 $\mu$ A,  $I_{D}$  = 200 $\mu$ A; Vertical = 200 $\mu$ A/Div.; Horizontal = 1V/Div.

FIGURE 3A. EFFECTS OF DIODE LINEARIZATION, WITH DIODE PROGRAMMING TERMINAL ACTIVE





 $I_{ABC}$  = 650 $\mu$ A;  $I_{D}$  = 0; Vertical = 200 $\mu$ A/Div.; Horizontal = 25mV/Div.

FIGURE 3B. WITH DIODE PROGRAMMING TERMINAL CUTOFF FIGURE 3. CA3280 TRANSFER CHARACTERISTICS

### Application Information

Figures 4 and 5 show the equivalent circuits for the current source and linearization diodes in the CA3280. The current through the linearization network is approximately equal to the programming current. There are several advantages to driving these diodes with a current source. First, only the offset current from the biasing network flows through the input resistor. Second, another input is provided to extend the gain control dynamic range. And third, the input is truly differential and can accept signals within the common mode range of the CA3280.

### Typical Applications

The structure of the variable operational amplifier eliminates the need for matched resistor networks in differential to single ended converters, as shown in Figure 6. A matched resistor network requires ratio matching of 0.01% or trimming for 80dB of common-mode rejection. The CA3280, with its excellent common mode rejection ratio, is capable of converting a small (±25mV) differential input signal to a single-ended output without the need for a matched resistor network.

Figure 7 shows the CA3280 in a typical gain control application. Gain control can be performed with the amplifier bias current




FIGURE 4. VOA SHOWING LINEARIZATION DIODES AND CURRENT DRIVE




FIGURE 6. DIFFERENTIAL TO SINGLE ENDED CONVERTER

 $(I_{ABC})$ . With no diode bias current, the gain is merely  $g_M R_L$ . For example, with an  $I_{ABC}$  of 1mA, the  $g_M$  is approximately 16mS. With the CA3280 operating into a  $5k\Omega$  resistor, the gain is 80.

The need for external buffers can be eliminated by the use of low value load resistors, but the resulting increase in the required amplifier bias current reduces the input impedance of the CA3280. The linearization diode impedance also decreases as the diode bias current increases, which further loads the input. The diodes, in addition to acting as a linearization network, also operate as an additional attenuation system to accommodate input signals in the volt range when they are applied through appropriate input resistors.

Figure 10 shows a triangle wave to sine wave converter using the CA3280. Two  $100k\Omega$  resistors are connected between the differential amplifier emitters and V+ to reduce the current flow through the differential amplifier. This allows the amplifier to fully cut off during peak input signal excursions. THD is appropriately 0.37% for this circuit.




FIGURE 5. BLOCK DIAGRAM OF LINEARIZED VOA




FIGURE 7. TYPICAL GAIN CONTROL CIRCUIT




FIGURE 8. TWO CHANNEL LINEAR MULTIPLEXER




FIGURE 9. CA3280 USED IN CONJUNCTION WITH A CA3160 TO PROVIDE A FUNCTION GENERATOR WITH A TUNABLE RANGE OF 2Hz TO 1MHz




FIGURE 10. TRIANGLE WAVE-TO-SINE WAVE CONVERTER

### **Typical Performance Curves**




FIGURE 11. AMPLIFIER GAIN vs FREQUENCY




FIGURE 13. INPUT OFFSET CURRENT VS AMPLIFIER BIAS CURRENT




FIGURE 15. PEAK OUTPUT VOLTAGE VS AMPLIFIER BIAS CURRENT




FIGURE 12. SUPPLY CURRENT vs DIODE CURRENT




FIGURE 14. INPUT OFFSET VOLTAGE vs AMPLIFIER BIAS CURRENT




FIGURE 16. INPUT CURRENT vs INPUT DIFFERENTIAL VOLTAGE

### Typical Performance Curves (Continued)




FIGURE 17. LEAKAGE CURRENT vs TEMPERATURE




FIGURE 19. 1/f NOISE vs FREQUENCY




FIGURE 21. DIODE RESISTANCE vs DIODE CURRENT




FIGURE 18. AMPLIFIER BIAS VOLTAGE VS AMPLIFIER BIAS CURRENT




FIGURE 20. PEAK OUTPUT CURRENT VS AMPLIFIER BIAS CURRENT




FIGURE 22. AMPLIFIER GAIN vs AMPLIFIER BIAS CURRENT

# Typical Performance Curves (Continued)




FIGURE 23. SUPPLY CURRENT vs AMPLIFIER BIAS CURRENT





FIGURE 24. INPUT BIAS CURRENT VS AMPLIFIER BIAS CURRENT

### Dual-In-Line Plastic Packages (PDIP)



#### NOTES:

- Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- Dimensions A, A1 and L are measured with the package seated in JE-DEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and e<sub>A</sub> are measured with the leads constrained to be perpendicular to datum -C-.
- 7.  $e_B$  and  $e_C$  are measured at the lead tips with the leads unconstrained.  $e_C$  must be zero or greater.
- B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E16.3 (JEDEC MS-001-BB ISSUE D)
16 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INCHES		MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
С	0.008	0.014	0.204	0.355	-
D	0.735	0.775	18.66	19.68	5
D1	0.005	-	0.13	-	5
Е	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
е	0.100	BSC	2.54	BSC	-
e <sub>A</sub>	0.300	BSC	7.62	BSC	6
e <sub>B</sub>	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	1	6	1	6	9

Rev. 0 12/93

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.