3-Channel Constant-Current RGB LED Driver with Individual PWM Dimming

Description

The CAT4109 is a 3-channel constant-current LED driver, requiring no inductor. LED channel currents up to 175 mA are programmed independently via separate external resistors. Low output voltage operation of 0.4 V at 175 mA allows for more power efficient designs across wider supply voltage range. The three LED pins are compatible with high voltage up to 25 V supporting applications with long strings of LEDs.

Three independent control inputs PWM1, PWM2, PWM3, control respectively LED1, LED2, LED3 channels. The device also includes an output enable (OE) control pin to disable all three channels independently of the PWMx input states.

Thermal shutdown protection is incorporated in the device to disable the LED outputs whenever the die temperature exceeds 150°C.

The device is available in a 16-lead SOIC package.

Features

- 3 Independent Current Sinks up to 175 mA rated 25 V
- LED Current Set by External Low Power Control Resistors
- Individual PWM Control per Channel
- Low Dropout Current Source (0.4 V at 175 mA)
- Output Enable Input for Dimming
- "Zero" Current Shutdown Mode
- 3 V to 5.5 V Logic Supply
- Thermal Shutdown Protection
- 16-lead SOIC Package
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Application

- Multi-color LED, Architectural Lighting
- LED Signs and Displays
- LCD Backlight



ON Semiconductor®

http://onsemi.com



V SUFFIX CASE 751BG





- B = Leave Blank
- Y = Production Year (Last Digit)
- M = Production Month (1-9, A, B, C)
- XXXX = Last Four Digits of Assembly Lot Number

ORDERING INFORMATION

Device	Package	Shipping
CAT4109V-GT2	SOIC-16	2,000/
(Note 1)	(Pb-Free)	Tape & Reel

1. Lead Finish NiPdAu



Figure 1. Typical Application Circuit

Table 1. ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Units
VDD Voltage	6	V
Input Voltage Range (OE, PWM1, PWM2, PWM3)	–0.3 V to 6 V	V
LED1, LED2, LED3 Voltage	25	V
DC Output Current on LED1 to LED3	200	mA
Storage Temperature Range	-55 to +160	°C
Junction Temperature Range	-40 to +150	°C
Lead Soldering Temperature (10 sec.)	300	°C
ESD Rating on All Pins: Human Body Model Machine Model	2000 200	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 2. RECOMMENDED OPERATING CONDITIONS

Parameter	Range	Units
VDD	3.0 to 5.5	V
Voltage applied to LED1 to LED3, outputs off	up to 25	V
Voltage applied to LED1 to LED3, outputs on	up to 6 (Note 2)	V
Output Current on LED1 to LED3	2 to 175	mA
Ambient Temperature Range	-40 to +85	°C

2. Keeping LEDx pin voltage below 6 V in operation is recommended to minimize thermal dissipation in the package.

Symbol	Name	Conditions	Min	Тур	Max	Units
DC CHARA	CTERISTICS		•			•
I _{DD1}	Supply Current Outputs Off	V_{LED} = 5 V, R_{SET} = 24.9 k Ω		2	5	mA
I _{DD2}	Supply Current Outputs Off	V_{LED} = 5 V, R_{SET} = 5.23 k Ω		4	10	mA
I _{DD3}	Supply Current Outputs On	V_{LED} = 0.5 V, R_{SET} = 24.9 k Ω		2	5	mA
I _{DD4}	Supply Current Outputs On	V_{LED} = 0.5 V, R_{SET} = 5.23 k Ω		4	10	mA
I _{SHDN}	Shutdown Current	V _{OE} = 0 V			1	μΑ
I _{LKG}	LED Output Leakage	V _{LED} = 5 V, Outputs Off	-1		1	μΑ
R _{OE}	OE Pull-down Resistance		140	190	250	kΩ
V _{OE_IH} V _{OE_IL}	OE Logic High Level OE Logic Low Level		1.3		0.4	V
V _{PWM_IH} V _{PWM_IL}	PWMx Logic High Level PWMx Logic Low Level		0.7 x V _{DD}		0.3 x V _{DD}	V
Ι _{ΙL}	Logic Input Leakage Current (PWMx)	V _{PWMx} = V _{DD} or GND	-5	0	5	μA
V _{RSETx}	RSETx Regulated Voltage		1.17	1.2	1.23	V
T _{SD}	Thermal Shutdown			150		°C
T _{HYS}	Thermal Hysteresis			20		°C
I _{LED} /I _{RSET}	RSET to LED Current Gain Ratio	100 mA LED Current		400		
V _{UVLO}	Undervoltage Lockout (UVLO) Threshold			1.8		V

Table 3. ELECTRICAL OPERATING CHARACTERISTICS (Min and Max values are over recommended operating conditionsunless specified otherwise. Typical values are at $V_{DD} = 5.0$ V, $T_{AMB} = 25^{\circ}C.$)

Table 4. RECOMMENDED TIMING (Min and Max values are over recommended operating conditions unless specified otherwise.Typical values are at $V_{DD} = 5.0 \text{ V}$, $T_{AMB} = 25^{\circ}C.$)

Symbol	Name	Conditions	Min	Тур	Max	Units
t _{PS}	Turn–On time, OE rising to I _{LED} from Shutdown	I _{LED} = 100 mA		1.4		μs
t _{P1}	Turn–On time, OE or PWMx rising to I _{LED}	I _{LED} = 100 mA		600		ns
t _{P2}	Turn–Off time, OE or PWMx falling to I _{LED}	I _{LED} = 100 mA		300		ns
t _R	LED rise time	I _{LED} = 100 mA		300		ns
t _F	LED fall time	I _{LED} = 100 mA		300		ns
t _{LO}	OE low time		1			μs
t _{HI}	OE high time		5			μs
t _{PWRDWN}	OE low time to shutdown delay			4	8	ms



Figure 2. CAT4109 OE Timing

OE Operation

The Output Enable (OE) pin has two primary functions. When the OE input goes from high to low, all three LED channels are turned off. If OE remains low for longer than t_{PWRDWN} , the device enters shutdown mode drawing "zero current" from the supply.

The OE input can be used to adjust the contrast of the RGB LED by applying an external PWM signal. The device has a very fast turn-on time (from OE rising to LED on) allowing "instant on" when dimming LEDs.

When applying PWM signals to the three PWMx inputs and using the OE pin for dimming, the OE PWM frequency should be much lower to preserve the color mixing. Accurate linear dimming on OE is compatible with PWM frequencies from 100 Hz to 5 kHz for PWM duty cycle down to 1%. PWM frequencies up to 50 kHz can be supported for duty cycles greater than 10%.

When performing a combination of low frequencies and small duty cycles, the device may enter shutdown mode. This has no effect on the dimming accuracy, because the turn–on time t_{PS} is very short, in the range of 1 μ s.

To ensure that PWM pulses are recognized, pulse width low time t_{LO} should be longer than 1 µs. The driver enters a "zero current" shutdown mode after a 4 ms delay (typical) when OE is held low.



Voltage

igure 8. LED Current Change vs Temperature

TYPICAL PERFORMANCE CHARACTERISTICS





Name	Pin Number	Function	
PGND	1	Power Ground.	
GND	2	Ground Reference.	
PWM3	3	PWM control input for LED3	
PWM2	4	PWM control input for LED2	
PWM1	5	PWM control input for LED1	
RSET3	6	LED current set pin for LED3	
RSET2	7	LED current set pin for LED2	
RSET1	8	LED current set pin for LED1	
LED3	9	LED channel 3 cathode terminal	
LED2	10	LED channel 2 cathode terminal	
LED1	11	LED channel 1 cathode terminal	
NC	12	Not connected inside package	
NC	13	Not connected inside package	
NC	14	Not connected inside package	
OE	15	Output Enable input pin	
VDD	16	Device Supply pin	

Pin Function

PGND is the power ground reference pin for the device. This pin must be connected to the GND pin and to the ground plane on the PCB.

GND is the ground reference pin for the entire device. This pin must be connected to the ground plane on the PCB.

PWM1 to **PWM3** are the control inputs respectively for LED1, LED2 and LED3 channels. When PWMx are low, the associated LED channels are turned off. When PWMx are high, the corresponding channels are turned on, assuming the OE input is also high. PWMx pins can not be left open and must be set either to logic high or low.

RSET1 to RSET3 are the LED current set inputs. The current pulled out of these pins will be mirrored in the corresponding LED channel with a gain of 400.

LED1 to LED3 are the LED current sink inputs. These pins are connected to the bottom cathodes of the LED strings.

The current sinks bias the LEDs with a current equal to 400 times the corresponding RSETx pin current. For the LED sink to operate correctly the voltage on the LED pin must be above 0.4 V. Each LED channel can withstand voltages up to 25 V.

OE is the output enable input. When high, all LED channels are enabled according to the state of their corresponding PWMx control inputs. When low, all LED channels are turned off. This pin can be used to turn all the LEDs off independently of the state of the PWMx inputs. If the OE stays low for a duration longer than t_{PWRDWN} , the device enters shutdown mode.

VDD is the positive supply pin voltage for the entire device. A small 1 μ F bypass ceramic capacitor is recommended between VDD pin and ground near the device.

BLOCK Diagram



Figure 14. CAT4109 Functional Block Diagram

Basic Operation

The CAT4109 uses 3 independent current sinks to accurately regulate the current in each LED channel to 400 times the current sink from the corresponding RSET pin. Each of the resistors tied to the RSET1, RSET2, RSET3 pins set the current respectively in the LED1, LED2, and LED3 channels. Table 6 shows standard resistor values for RSET and the corresponding LED current.

LED Current [mA]	RSET [kΩ]
20	24.9
60	8.45
100	5.23
175	3.01

Tight current regulation for all channels is possible over a wide range of input and LED voltages due to independent current sensing circuitry on each channel. The LED channels have a low dropout of 0.4 V or less for all current ranges and supply voltages. This helps improve heat dissipation and efficiency.

Upon power–up, an under–voltage lockout circuit sets all outputs to off. Once the VDD supply voltage is greater than the under–voltage lockout threshold, the device channel can be turned on. The on/off state of each channel LED1, LED2 and LED3 is independently controlled respectively by PWM1, PWM2, PWM3. When a PWMx is high, the associated LEDx channel is turned on.

Application Information

Power Dissipation

The power dissipation (P_D) of the CAT4109 can be calculated as follows:

$$\mathbf{P}_{\mathrm{D}} = \left(\mathbf{V}_{\mathrm{DD}} \times \mathbf{I}_{\mathrm{DD}}\right) + \boldsymbol{\Sigma} \left(\mathbf{V}_{\mathrm{LEDN}} \times \mathbf{I}_{\mathrm{LEDN}}\right)$$

where V_{LEDN} is the voltage at the LED pin, and I_{LEDN} is the associated LED current. Combinations of high V_{LED} voltage or high ambient temperature can cause the CAT4109 to enter thermal shutdown. In applications where V_{LEDN} is high, a resistor can be inserted in series with the LED string to lower P_D .

Thermal dissipation of the junction heat consists primarily of two paths in series. The first path is the junction to the case (θ_{JC}) thermal resistance which is defined by the package style, and the second path is the case to ambient (θ_{CA}) thermal resistance, which is dependent on board layout. The overall junction to ambient (θ_{JA}) thermal resistance is equal to:

$$\theta_{\mathsf{JA}} = \theta_{\mathsf{JC}} + \theta_{\mathsf{CA}}$$

For a given package style and board layout, the operating junction temperature T_J is a function of the power dissipation P_D , and the ambient temperature, resulting in the following equation:

$$\mathsf{T}_{\mathsf{J}} = \mathsf{T}_{\mathsf{AMB}} + \mathsf{P}_{\mathsf{D}} \left(\theta_{\mathsf{JC}} + \theta_{\mathsf{CA}} \right) = \mathsf{T}_{\mathsf{AMB}} + \mathsf{P}_{\mathsf{D}} \theta_{\mathsf{JA}}$$

When mounted on a double-sided printed circuit board with two square inches of copper allocated for "heat spreading", the resulting θ_{JA} is about 74°C/W.

For example, at 60°C ambient temperature, the maximum power dissipation is calculated as follow:

$$P_{Dmax} = \frac{(T_{Jmax} - T_{AMB})}{\theta_{JA}} = \frac{(150 - 60)}{74} = 1.2 \text{ W}$$

Recommended Layout

Bypass capacitor C1 should be placed as close to the IC as possible. RSET resistors should be directly connected to the GND pin of the device. For better thermal dissipation, multiple via can be used to connect the GND pad to a large ground plane. It is also recommended to use large pads and traces on the PCB wherever possible to spread out the heat. The LEDs for this layout are driven from a separate supply (VLED+), but they can also be driven from the same supply connected to VDD.



Figure 15. Recommended Layout

PACKAGE DIMENSIONS

SOIC-16, 150 mils CASE 751BG-01 ISSUE O



SYMBOL	MIN	NOM	MAX
А	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
с	0.19		0.25
D	9.80	9.90	10.00
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
е	1.27 BSC		
h	0.25		0.50
L	0.40		1.27
θ	0°		8°

TOP VIEW





END VIEW

SIDE VIEW

Notes:

- All dimensions are in millimeters. Angles in degrees.
 Complies with JEDEC MS-012.

Example of Ordering Information (Note 5)



3. All packages are RoHS-compliant (Lead-free, Halogen-free).

4. The standard plated finish is NiPdAu.

5. The device used in the above example is a CAT4109V-GT2 (SOIC, NiPdAu, Tape & Reel, 2,000/Reel).

6. For additional temperature options, please contact your nearest ON Semiconductor Sales office.

7. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product cal create a stuation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persories that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative