CD4051BM/CD4051BC Single 8-Channel Analog Multiplexer/Demultiplexer CD4052BM/CD4052BC Dual 4-Channel Analog Multiplexer/Demultiplexer CD4053BM/CD4053BC Triple 2-Channel Analog Multiplexer/Demultiplexer

General Description

These analog multiplexers/demultiplexers are digitally controlled analog switches having low "ON" impedance and very low "OFF" leakage currents. Control of analog signals up to $15\,V_{p,p}$ can be achieved by digital signal amplitudes of $3\cdot15\,V$. For example, if $V_{DD}=5\,V$, $V_{SS}=0\,V$ and $V_{EE}=-5\,V$, analog signals from $-5\,V$ to $+5\,V$ can be controlled by digital inputs of $0\cdot5\,V$. The multiplexer circuits dissipate extremely low quiescent power over the full $V_{DD}-V_{SS}$ and $V_{DD}-V_{EE}$ supply voltage ranges, independent of the logic state of the control signals. When a logical "1" is present at the inhibit input terminal all channels are "OFF".

CD4051BM/CD4051BC is a single 8-channel multiplexer having three binary control inputs. A, B, and C, and an inhibit input. The three binary signals select 1 of 8 channels to be turned "ON" and connect the input to the output.


CD4052BM/CD4052BC is a differential 4-channel multiplexer having two binary control inputs, A and B, and an inhibit input. The two binary input signals select 1 or 4 pairs of channels to be turned on and connect the differential analog inputs to the differential outputs.


CD4053BM/CD4053BC is a triple 2-channel multiplexer having three separate digital control inputs, A, B, and C, and an inhibit input. Each control input selects one of a pair of channels which are connected in a single-pole double-throw configuration.


Features

- Wide range of digital and analog signal levels: digital 3-15V, analog to 15V_{D-D}
- Low "ON" resistance: 80 Ω (typ.) over entire 15 V_{p·p} signal-input range for V_{DD} V_{EE} = 15 V
- High "OFF" resistance: channel leakage of ±10 pA (typ.) at V_{DD} - V_{EE} = 10 V
- Logic level conversion for digital addressing signals of 3-15 V (V_{DD} - V_{SS} = 3-15 V) to switch analog signals to 15 V_{D-D} (V_{DD} - V_{EE} = 15 V)
- Matched switch characteristics: $\Delta R_{ON} = 5\Omega$ (typ.) for $V_{DD} V_{EE} = 15 V$
- Very low quiescent power dissipation under all digitalcontrol input and supply conditions: 1µW (typ.) at V_{DD} - V_{SS} = V_{DD} - V_{EE} = 10 V
- Binary address decoding on chip

Connection Diagrams







Absolute Maximum Ratings

V_{DD} DC Supply Voltage -0.5 Vdc to +18 Vdc

 V_{1N} Input Voltage $-0.5 \text{ Vdc to V}_{DD} + 0.5 \text{ Vdc}$ T_{S} Storage Temperature Range $-65^{\circ}\text{C to } +150^{\circ}\text{C}$

P_D Package Dissipation 500 mW T_L Lead Temperature (soldering, 10 seconds) 300°C

Recommended Operating Conditions

 $\begin{array}{lll} {\rm V_{DD}} \ \ {\rm DC} \ {\rm Supply} \ {\rm Voltage} & +5 \, {\rm Vdc} \ {\rm to} \ +15 \, {\rm Vdc} \\ {\rm V_{IN}} & {\rm Input} \ {\rm Voltage} & 0 \, {\rm V} \ {\rm to} \ {\rm V_{DD}} \ {\rm Vdc} \\ \end{array}$

T_A Operating Temperature Range 4051BM/4052BM/4053BM 4051BC/4052BC/4053BC -55°C to +125°C -40°C to +85°C

DC Electrical Characteristics (Note 2)

| | _ | Conditions | | -55°C | | | +25°C +125°C | | | Ì | |
|------------------|--|---|---|----------------|-------------------|----------------|---------------|-------------------|-------------------|-------------------|------------|
| | Parameter | | | Min | Max | Min | Тур | Max | Min | Max | Units |
| IDD | Quiescent Device Current | V _{DD} = 5 V V _{DD} = 10 V V _{DD} = 15 V | | 5 10 20 | | | 5 20 20 | | 150 600 600 | μΑ μΑ μΑ | |
| Signal I | nputs (VIS) and Outputs (V | 'os) | | | | | | | | | |
| RON | "ON" Resistance (Peak for VEE ≤ VIS ≤ VDD) | R _L = 10 kΩ (any channel selected) | V _{DD} = 2.5 V, V _{EE} = -2.5 V or V _{DD} = 5 V, V _{EE} = 0 V | | 2000 | | 270 | 2500 | | 3500 | Ω |
| | | | V _{DD} = 5V V _{EE} = -5V or V _{DD} = 10V, V _{EE} = 0V | | 310 | | 120 | 400 | | 580 | Ω |
| | | | V _{DD} = 7.5 V, V _{EE} = -7.5 V or V _{DD} = 15 V, V _{EE} = 0 V | | 220 | | 80 | 280 | | 400 | Ω |
| ∆R _{ON} | | R _L = 10 kΩ (any channel selected) | V _{DD} = 2.5 V, V _{EE} = -2.5 V or V _{DD} = 5 V, V _{EE} = 0 V | | | | 10 | | | | Ω |
| * | | | V _{DD} = 5V, VEE = -5V or V _{DD} = 10V, VEE = 0V | | | | 10 | | | | Ω |
| | , | | V _{DD} = 7.5V, V _{EE} = -7.5V or V _{DD} = 15V, V _{EE} = 0V | | | | 5 | | | | Ω |
| | "OFF" Channel Leakage Current, any channel "OFF" | $V_{DD} = 7.5 V,$ O/I = ±7.5 V, | VEE = -7.5V I/O = 0V | | ±50 | | ±0.01 | ±50 | | ±500 | nΑ |
| | "OFF" Channel Leakage Current, all channels | Inhibit = 7.5 V CD4051 V _{DD} = 7.5 V, | | | ±200 | | ±0.08 | ±200 | | ±2000 | nΑ |
| | "OFF" (Common | VEE = -7.5V O/I = 0V, | | | ±200 | | ±0.04 | ±200 | | ±2000 | nΑ |
| | | I/O = ±7.5V | CD4053 | | ±200 | | ±0.02 | ±200 | | ±2000 | nΑ |
| Contro | I Inputs A, B, C and Inhibit | | | | | | | | | | |
| VIL | Low Level Input Voltage | VEE = VSS 1 11S < 2 μA or VIS = VDD tl | | | | 0 | | | , | | |
| | 1 | V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V | | | 1.5 3.0 4.0 | | | 1.5 3.0 4.0 | | 1.5 3.0 4.0 | >>> |
| VIH | High Level Input Voltage | V _{DD} = 5 V _{DD} = 10 V _{DD} = 15 | | 3.5 7 11 | | 3.5 7 11 | | | 3.5 7 11 | | >>> |
| IIN | Input Current | V _{DD} = 15V, V _{IN} = 0V V _{DD} = 15V, | | | -0.1 0.1 | | -10-5 10-5 | -0.1 0.1 | | -1.0 1.0 | μ Α |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All voltages measured with respect to VSS unless otherwise specified.

DC Electrical Characteristics (Cont'd.) (Note 2)

| | | Conditions VDD = 5 V VDD = 10 V VDD = 15 V | | -40°C | | | +25°C +85°C | | | | Units |
|----------|---|--|---|----------------|----------------|----------------|----------------|----------------|----------------|-------------------|-----------------|
| | Parameter | | | Min | Max | Min | Тур | Max | Min | Max | Unit |
| IDD | Quiescent Device Current | | | | 20 40 80 | | | 20 40 80 | 3 | 150 300 600 | μΑ μΑ μΑ |
| Signal I | nputs (V _{1S}) and Outputs (V | os) | | | | | | | | | |
| RON | "ON" Resistance (Peak for VEE ≤ VIS ≤ VDD) | R _L = 10 kΩ (any channel selected) | V _{DD} = 2.5 V, V _{EE} = -2.5 V or V _{DD} = 5 V, V _{EE} = 0 V | | 2100 | | 270 | 2500 | | 3200 | Ω |
| | - <u>\$</u> - | | V _{DD} = 5V, VEE = -5V or V _{DD} = 10V, VEE = 0V | | 330 | | 120 | 400 | | 520 | Ω |
| | | | V _{DD} = 7.5 V, V _{EE} = -7.5 V or V _{DD} = 15 V, V _{EE} = 0 V | | 230 | (= X | 80 | 280 | | 360 | Ω |
| ∆RON | △ "ON" Resistance Between Any Two Channels | R _L = 10 kΩ (any channel selected) | V _{DD} = 2.5 V, V _{EE} = -2.5 V or V _{DD} = 5 V, V _{EE} = 0 V | | | | 10 | | | | Ω |
| 000 | | | V _{DD} = 5V VEE = -5V or V _{DD} = 10V, VEE = 0V | | | | 10 | | | | Ω |
| | | | V _{DD} = 7.5 V, V _{EE} = -7.5 V or V _{DD} = 15 V, V _{EE} = 0 V | | | | 5 | | | | Ω |
| | "OFF" Channel Leakage Current, any channel "OFF" | V _{DD} = 7.5V, O/I = ±7.5V, | VEE = -7.5V I/O = 0 V | | ±50 | | ±0.01 | ±50 | | ±500 | nΑ |
| | "OFF" Channel Leakage Current, all channels "OFF" (Common | Inhibit = 7.5 \ V _{DD} = 7.5 V, V _{EE} = -7.5 V | | | ±200 ±200 | ı | ±0.08 ±0.04 | ±200 | | ±2000 ±2000 | nA nA |
| | OUT/IN) | O/I = 0 V I/O = ±7.5 V | CD4053 | | ±200 | | ±0.02 | ±200 | | ±2000 | nA |
| Control | Inputs A, B, C and Inhibit | | | | | | | | | | |
| VIL | Low Level Input Voltage | IIS $\leq 2\mu$ A on VIS = V _{DD} th V _{DD} = 5V V _{DD} = 10 V | $R_L = 1 kΩ$ to VSS all OFF Channels iru 1kΩ | | 1.5 | | | 1.5 | | 1.5 | > > ; |
| Vıн | High Level Input Voltage | V _{DD} = 15V V _{DD} = 5 V _{DD} = 10 V _{DD} = 15 | | 3.5 7 11 | 4.0 | 3.5 7 11 | | 4.0 | 3.5 7 11 | 4.0 | |
| IIN | Input Current | V _{DD} = 15 V, V _{IN} = 0 V V _{DD} = 15 V, | | | -0.1 | | -10-5 | -0.1 | | -1.0 | μΑ |

Note 1: "Absolute Maximum Ratings' are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All voltages measured with respect to $V_{\mbox{SS}}$ unless otherwise specified.

AC Electrical Characteristics


 $T_A = 25^{\circ}C$, $t_r = t_f = 20$ ns, unless otherwise specified.

| Parameter | | Conditions | | Min | Тур | Max | Units |
|---------------|--|---|----------------------|-----|-------------------|--------------------|----------------|
| tPZH, tPZL | Propagation Delay Time from Inhibit to Signal Output (channel turning on) | $V_{EE} = V_{SS} = 0 V$ $R_{L} = 1 k\Omega$ $C_{L} = 50 pF$ | 5V 10V 15V | | 600 225 160 | 1200 450 320 | ns ns ns |
| tPHZ tPLZ | Propagation Delay Time from Inhibit to Signal Output (channel turning off) | $V_{EE} = V_{SS} = 0 V$ $R_L = 1 k\Omega$ $C_L = 50 pF$ | 5V 10V 15V | | 210 100 75 | 420 200 150 | ns ns ns |
| CIN | Input Capacitance Control Input Signal Input (IN/OUT) | | | | 5 10 | 7.5 15 | pF pF |
| COUT | Output Capacitance (common OUT/IN) | | | | | | |
| | CD4051 CD4052 CD4053 | VEE = VSS = 0V | 10 V 10 V 10 V | | 30 15 8 | 2 | pF pF pF |
| CIOS | Feedthrough Capacitance | | | | 0.2 | | pF |
| CPD | Power Dissipation Capacitance | | | | | | |
| | CD4051 CD4052 CD4053 | | | | 110 140 70 | | pF pF pF |
| Signal I | nputs (VIS) and Outputs (VOS) | | | • | * | | |
| | Sine Wave Response (Distortion) | R _L = 10 kΩ f _{IS} = 1 kHz V _{IS} = 5 V _{P-P} V _{EE} = V _{SI} = 0V | 10 V | 1 | 0.04 | | % |
| | Frequency Response, Channel "ON" (Sine Wave Input) | $R_L = 1 k\Omega$, $V_{EE} = V_{SS} = 0 V$, $V_{IS} = 5 V_{p-p}$, $20log_{10} V_{OS}/V_{IS} = -3 dB$ | 10 V | } | 40 | | MHz |
| | Feedthrough, Channel "OFF" | $R_L = 1 k\Omega$, $V_{EE} = V_{SS} = 0 V$, $V_{IS} = 5 V_{p-p}$, $20 log_{10} V_{OS}/V_{IS} = -40 dB$ | 10 V | | 10 | | MHz |
| | Crosstalk Between Any Two Channels (frequency at 40 dB) | $R_L = 1 k\Omega$, $V_{EE} = V_{SS} = 0 V$, $V_{IS}(A) = 5 V_{p-p}$ 20 log ₁₀ $V_{OS}(B)/V_{IS}(A) = -40 dB$ (Note 3) | 10 V | | 3 | | MHZ |
| tPHL, tPLH | Propagation Delay Signal Input to Signal Output | VEE = V _{SS} = 0 V C _L = 50 pF | 5 V 10 V 15 V | | 25 15 10 | 55 35 25 | ns ns ns |
| Contro | I Inputs, A, B, C and Inhibit | | | | | | |
| | Control Input to Signal Crosstalk | VEE = VSS = 0V, R _L = 10 k Ω at both ends of channel. Input Square Wave Amplitude = 10 V | 10 V | | 65 | | mV (peal |
| | | input Square wave Ampritude - 10 v | | | | | |

Note 3: A, B are two arbitrary channels with A turned "ON" and B "OFF".

Block Diagrams CHANNEL IN/OUT TG TG TG O COMMON B 0 10 TG BINARY TO 1 OF 8 LOGIC LEVEL CONVERSION DECODER TG WITH INHIBIT TG TG 7 VEE CD4051BM/CD4051BC X CHANNELS IN/OUT TG TG TG O COMMON X TG O COMMON Y TG BINARY TO 1 OF 4 LOGIC LEVEL . CONVERSION TG DECODER WITH INHIBIT INH O TG TG Y CHANNELS IN/OUT CD4052BM/CD4052BC

Block Diagrams (Cont'd.)




CD4053BM/CD4053BC


Truth Table


| INPUT | STA | TES | \$ | "ON" CHANNELS | | | | | | |
|---------|-----|-----|----|---------------|---------|------------|--|--|--|--|
| INHIBIT | С | СВ | | CD4051B | CD4052B | CD4053B | | | | |
| 0 | 0 | 0 | 0 | 0 | 0X, 0Y | cx, bx, ax | | | | |
| 0 | 0 | 0 | 1 | 1 | 1X, 1Y | cx, bx, ay | | | | |
| 0 | 0 | 1 | 0 | 2 | 2X, 2Y | cx, by, ax | | | | |
| 0 | 0 | 1 | 1 | 3 | 3X, 3Y | cx, by, ay | | | | |
| 0 | 1 | 0 | 0 | 4 | | cy, bx, ax | | | | |
| 0 | 1 | 0 | 1 | 5 | | cy, bx, ay | | | | |
| 0 | 1 | 1 | 0 | 6 | | cy, by, ax | | | | |
| 0 | 1 | 1 | 1 | 7 | | cy, by, ay | | | | |
| 1 | • | • | • | NONE | NONE | NONE | | | | |


^{*}Don't Care condition.


Switching Time Waveforms














Special Considerations

In certain applications the external load-resistor current may include both V_{DD} and signal-line components. To avoid drawing V_{DD} current when switch current flows into IN/OUT pin, the voltage drop across the bidirec-

tional switch must not exceed 0.6 V at $T_A \le 25^{\circ}C$, or 0.4 V at $T_A > 25^{\circ}C$ (calculated from R_{ON} values shown). No V_{DD} current will flow through R_L if the switch current flows into OUT/IN pin.

Typical Performance Characteristics

