

# CD4094BM/CD4094BC 8-Bit Shift Register/Latch with TRI-STATE® Outputs

## General Description

The CD4094BM/CD4094BC consists of an 8-bit shift register and a TRI-STATE® 8-bit latch. Data is shifted serially through the shift register on the positive transition of the clock. The output of the last stage ( $Q_8$ ) can be used to cascade several devices. Data on the  $Q_8$  output is transferred to a second output,  $Q'_8$ , on the following negative clock edge.


The output of each stage of the shift register feeds a latch, which latches data on the negative edge of the STROBE input. When STROBE is high, data propagates through the latch to TRI-STATE output gates. These gates are enabled when OUTPUT ENABLE is taken high.

TRI-STATE is a registered trademark of National Semiconductor Corp.


## Features

- Wide supply voltage range                            3.0 V to 18V
- High noise immunity                                0.45  $V_{DD}$  (typ.)
- Low power TTL compatibility                        fan out of 2 driving 74L or 1 driving 74LS
- TRI-STATE outputs

## Connection Diagram



## Block or Logic Diagram



**Absolute Maximum Ratings**

(Notes 1 and 2)

V <sub>DD</sub> Supply Voltage	-0.5 to +18 V <sub>DC</sub>
V <sub>IN</sub> Input Voltage	-0.5 to V <sub>DD</sub> + 0.5 V <sub>DC</sub>
T <sub>S</sub> Storage Temperature Range	-65°C to +150°C
P <sub>D</sub> Package Dissipation	500 mW
T <sub>L</sub> Lead Temperature (Soldering, 10 seconds)	300°C

**Recommended Operating Conditions**

(Note 2)

V <sub>DD</sub> DC Supply Voltage	+3.0 to +15 V <sub>DC</sub>
V <sub>IN</sub> Input Voltage	0 to V <sub>DD</sub> V <sub>DC</sub>
T <sub>A</sub> Operating Temperature Range	CD4094BM
	-55°C to +125°C
	CD4094BC
	-40°C to +85°C

**DC Electrical Characteristics** CD4094BM (Note 2)

Parameter	Conditions	-55°C		25°C		125°C		Units
		Min.	Max.	Min.	Typ.	Max.	Min.	
I <sub>DD</sub> Quiescent Device Current	V <sub>DD</sub> = 5.0 V V <sub>DD</sub> = 10 V V <sub>DD</sub> = 15 V			5.0		5.0	150	μA
V <sub>OL</sub> Low Level Output Voltage	V <sub>DD</sub> = 5.0 V V <sub>DD</sub> = 10 V V <sub>DD</sub> = 15 V	0.05	0.05	0	0	0.05	0.05	V
V <sub>OH</sub> High Level Output Voltage	V <sub>DD</sub> = 5.0 V V <sub>DD</sub> = 10 V V <sub>DD</sub> = 15 V	4.95	9.95	4.95	5.0	4.95	4.95	V
V <sub>IL</sub> Low Level Input Voltage	V <sub>DD</sub> = 5.0 V, V <sub>O</sub> = 0.5 V or 4.5 V V <sub>DD</sub> = 10 V, V <sub>O</sub> = 1.0 V or 9.0 V V <sub>DD</sub> = 15 V, V <sub>O</sub> = 1.5 V or 13.5 V			1.5		1.5	1.5	V
V <sub>IH</sub> High Level Input Voltage	V <sub>DD</sub> = 5.0 V, V <sub>O</sub> = 0.5 V or 4.5 V V <sub>DD</sub> = 10 V, V <sub>O</sub> = 1.0 V or 9.0 V V <sub>DD</sub> = 15 V, V <sub>O</sub> = 1.5 V or 13.5 V	3.5	7.0	3.5		3.5	3.5	V
I <sub>OL</sub> Low Level Output Current	V <sub>DD</sub> = 5.0 V, V <sub>O</sub> = 0.4 V V <sub>DD</sub> = 10 V, V <sub>O</sub> = 0.5 V V <sub>DD</sub> = 15 V, V <sub>O</sub> = 1.5 V	0.64	1.6	0.51	0.88	0.36		mA
I <sub>OH</sub> High Level Output Current	V <sub>DD</sub> = 5.0 V, V <sub>O</sub> = 4.6 V V <sub>DD</sub> = 10 V, V <sub>O</sub> = 9.5 V V <sub>DD</sub> = 15 V, V <sub>O</sub> = 113.5 V	-0.64	-1.6	-0.51	0.88	-0.36		mA
I <sub>IN</sub> Input Current	V <sub>DD</sub> = 15 V, V <sub>IN</sub> = 0 V V <sub>DD</sub> = 15 V, V <sub>IN</sub> = 15 V			-0.1		-0.1	-1.0	μA
				0.1		0.1	1.0	μA

**DC Electrical Characteristics** CD4094BC (Note 2)

Parameter	Conditions	-40°C		25°C		85°C		Units
		Min.	Max.	Min.	Typ.	Max.	Min.	
I <sub>DD</sub> Quiescent Device Current	V <sub>DD</sub> = 5.0 V V <sub>DD</sub> = 10 V V <sub>DD</sub> = 15 V			20		20	150	μA
V <sub>OL</sub> Low Level Output Voltage	V <sub>DD</sub> = 5.0 V V <sub>DD</sub> = 10 V V <sub>DD</sub> = 15 V	0.05	0.05	0	0.05	0.05	0.05	V
V <sub>OH</sub> High Level Output Voltage	V <sub>DD</sub> = 5.0 V V <sub>DD</sub> = 10 V V <sub>DD</sub> = 15 V	4.95	9.95	4.95	5.0	4.95	4.95	V
V <sub>IL</sub> Low Level Input Voltage	V <sub>DD</sub> = 5.0 V, V <sub>O</sub> = 0.5 V or 4.5 V V <sub>DD</sub> = 10 V, V <sub>O</sub> = 1.0 V or 9.0 V V <sub>DD</sub> = 15 V, V <sub>O</sub> = 1.5 V or 13.5 V			1.5		1.5	1.5	V
V <sub>IH</sub> High Level Input Voltage	V <sub>DD</sub> = 5.0 V, V <sub>O</sub> = 0.5 V or 4.5 V V <sub>DD</sub> = 10 V, V <sub>O</sub> = 1.0 V or 9.0 V V <sub>DD</sub> = 15 V, V <sub>O</sub> = 1.5 V or 13.5 V	3.5	7.0	3.5		3.5	3.5	V
I <sub>OL</sub> Low Level Output Current	V <sub>DD</sub> = 5.0 V, V <sub>O</sub> = 0.4 V V <sub>DD</sub> = 10 V, V <sub>O</sub> = 0.5 V V <sub>DD</sub> = 15 V, V <sub>O</sub> = 1.5 V	0.52	1.3	0.44	0.88	0.36		mA
				3.6	1.1	2.25	0.9	mA
					3.0	8.8	2.4	mA

**DC Electrical Characteristics** (cont'd) CD4094BC (Note 2)

Parameter	Conditions	-40°C		25°C			85°C		Units
		Min.	Max.	Min.	Typ.	Max.	Min.	Max.	
I <sub>OH</sub> High Level Output Current	V <sub>DD</sub> = 5.0V, V <sub>O</sub> = 4.6V	-0.52		-0.44	0.88		-0.36		mA
	V <sub>DD</sub> = 10V, V <sub>O</sub> = 9.5V	-1.3		-1.1	2.55		-0.9		mA
	V <sub>DD</sub> = 15V, V <sub>O</sub> = 113.5V	-3.6		-3.0	8.8		-2.4		mA
I <sub>IN</sub> Input Current	V <sub>DD</sub> = 15V, V <sub>IN</sub> = 0V		-0.3		-0.3		-1.0		μA
	V <sub>DD</sub> = 15V, V <sub>IN</sub> = 15V		0.3		0.3		1.0		μA


**AC Electrical Characteristics** T<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF

	Conditions	Min.	Typ.	Max.	Units
t <sub>PHL</sub> , t <sub>PLH</sub> Propagation Delay Clock to Q <sub>S</sub>	V <sub>DD</sub> = 5.0V	300			ns
	V <sub>DD</sub> = 10V	125			ns
	V <sub>DD</sub> = 15V	95			ns
t <sub>PHL</sub> , t <sub>PLH</sub> Propagation Delay Clock to Q'S	V <sub>DD</sub> = 5.0V	230			ns
	V <sub>DD</sub> = 10V	110			ns
	V <sub>DD</sub> = 15V	75			ns
t <sub>PHL</sub> , t <sub>PLH</sub> Propagation Delay Clock to Parallel Out	V <sub>DD</sub> = 5.0V	420			ns
	V <sub>DD</sub> = 10V	195			ns
	V <sub>DD</sub> = 15V	135			ns
t <sub>PHL</sub> , t <sub>PLH</sub> Propagation Delay Strobe to Parallel Out	V <sub>DD</sub> = 5.0V	290			ns
	V <sub>DD</sub> = 10V	145			ns
	V <sub>DD</sub> = 15V	100			ns
t <sub>PHZ</sub> Propagation Delay High Level to High Impedance	V <sub>DD</sub> = 5.0V	140			ns
	V <sub>DD</sub> = 10V	75			ns
	V <sub>DD</sub> = 15V	55			ns
t <sub>PLZ</sub> Propagation Delay Low Level to High Impedance	V <sub>DD</sub> = 5.0V	225			ns
	V <sub>DD</sub> = 10V	95			ns
	V <sub>DD</sub> = 15V	70			ns
t <sub>PZH</sub> Propagation Delay High Impedance to High Level	V <sub>DD</sub> = 5.0V	225			ns
	V <sub>DD</sub> = 10V	95			ns
	V <sub>DD</sub> = 15V	70			ns
t <sub>PZL</sub> Propagation Delay High Impedance to Low Level	V <sub>DD</sub> = 5.0V	140			ns
	V <sub>DD</sub> = 10V	75			ns
	V <sub>DD</sub> = 15V	55			ns
t <sub>THL</sub> , t <sub>TLH</sub> Transition Time	V <sub>DD</sub> = 5.0V	100			ns
	V <sub>DD</sub> = 10V	50			ns
	V <sub>DD</sub> = 15V	40			ns
t <sub>SU</sub> Set-up Time Data to Clock	V <sub>DD</sub> = 5.0V	60			ns
	V <sub>DD</sub> = 10V	30			ns
	V <sub>DD</sub> = 15V	20			ns
t <sub>r</sub> , t <sub>f</sub> Maximum Clock Rise and Fall Time	V <sub>DD</sub> = 5.0V	15			μs
	V <sub>DD</sub> = 10V	5.0			μs
	V <sub>DD</sub> = 15V	5.0			μs
t <sub>PC</sub> Minimum Clock Pulse Width	V <sub>DD</sub> = 5.0V	100			ns
	V <sub>DD</sub> = 10V	50			ns
	V <sub>DD</sub> = 15V	40			ns
t <sub>PS</sub> Minimum Strobe Pulse Width	V <sub>DD</sub> = 5.0V	100			ns
	V <sub>DD</sub> = 10V	40			ns
	V <sub>DD</sub> = 15V	35			ns
f <sub>MAX</sub> Maximum Clock Frequency	V <sub>DD</sub> = 5.0V	2.5			MHz
	V <sub>DD</sub> = 10V	5.0			MHz
	V <sub>DD</sub> = 15V	6.0			MHz
C <sub>IN</sub> Input Capacitance	Any Input	5.0			pF





**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

**Note 2:** V<sub>SS</sub> = 0V unless otherwise specified.

## Timing Diagram



## Test Circuits and Timing Diagrams for TRI-STATE®



**Logic Truth Table**

Clock	Output Enable	Strobe	Data	Parallel Outputs		Serial Outputs	
				Q1	QN	QS*	Q'S
	0	X	X	Hi-Z	Hi-Z	Q7	No Chg.
	0	X	X	Hi-Z	Hi-Z	No Chg.	Q7
	1	0	X	No Chg.	No Chg.	Q7	No Chg.
	1	1	0	0	QN - 1	Q7	No Chg.
	1	1	1	1	QN - 1	Q7	No Chg.
	1	1	1	No Chg.	No Chg.	No Chg.	Q7

X = Don't Care

\*At the positive clock edge, information in the 7th shift register stage is transferred to Q8 and QS.