

High-Voltage Types (20-Volt Rating)


CMOS 24-Stage Frequency Divider

- Features:
- Reset disables the RC oscillator for lowpower standby condition
- Voo' and Vss' pins are brought out from the crystal oscillator to allow use of external resistors for low-power operation . Meets all requirements of JEDEC
- Maximum input current of 1 µA at 18 V over full package-temperature range: 100 nA at 18 V and 25° C
- Common reset

- 100% tested for 20-V quiescent current
- 5, 10 and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Standard No. 13B, "Standard Specifications for Description of 'B' Series **CMOS Devices**"

CD4521B consists of an oscillator section and 24 ripple-carry binary counter stages. The oscillator configuration (using IN1) allows design of either RC or crystal oscillator circuits. IN1 should be tied either HIGH or LOW when not in use. A HIGH on the RESET causes the counter to go to the all-0's state and disables the oscillator. The count is advanced on the negative transition of IN1 (and IN2). A time-saving test mode is described in the Functional Test Sequence Table and in Fig. 6.

The CD4521B types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M. M96, MT. and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).



TERMINAL ASSIGNMENT

OUTPUT	COUNT CAPACITY	
Q18	218 = 262,144	
Q19	219 = 524,288	
Q20	2 ²⁰ = 1,048,576	
Q21	2 ²¹ = 2,097,152	
Q22	2 ²² = 4,194,304	
Q23	2 ²³ = 8,388,608	
Q24	2 ²⁴ = 16,777,216	

MAXIMUM RATINGS, Absolute-Maximum Values:

0.5V to +20V
0.5V to V _{DD} +0.5V
±10mA
500mW
Derate Linearity at 12mW/OC to 200mW
)100mW
55°C to +125°C
65°C to +150°C
+265°C




Fig. 1 - Logic diagram for CD4521B.

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	со	NDITIO	NS	LIN	LIMITS AT INDICATED TEMPERATURES (°C)						
	Vo	VIN	VDD				· ·	+25			1
	(v)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	<u> </u>
		0, 5	- 5	5.	. 5	150	150	_	0.04	5	
Quiescent Device	— ·	0, 10	10	10	10	300	300		0.04	10	μΑ
Current, IDD Max.		0, 15	15	20	20	600	600		0.04	20] "
	-	0, 20	20	100	100	3000	3000		0.08	100]
Out-11 (Si-1)	0.4	0, 5	5	0.64	0.61	0.42	0.36	0.51	-1 ⁵	_	
Output Low (Sink)	0.5	0, 10	-10	1.6	1.5	1.1	0.9	1.3	2.6	_]
Current, IoL Min.	1.5	0, 15	15	4.2	4	2.8	2.4	3.4	6.8	_	mA
\$	4.6	0, 5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1] ""^
Output High (Source)	2.5	0, 5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_]
Current, Ion Min.	9.5	0, 10	10	-1.6	1.5	1.1	-0.9	-1.3	-2.6		
	13.5	0, 15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_	
Output Valtages	_	0, 5	5		0.	05			0	0.05	
Output Voltage:	_	0, 10	10		0.	05		_	0	0.05	
Low-Level, Vol Max.		0, 15	. 15		0.	.05		· —	0	0.05	
Output Valtage		0, 5	5 .		4.	95		4.95	5		
Output Voltage:		0, 10	10 -		9.	95		9.95	10	_	
High-Level, V _{он} Min.	_	0, 15	15		1.4	.95	-	14.95	15	_	V
Innuit I am Valtage	0.5,4.5	_	5	-	1	.5		_		1.5] '
Input Low Voltage,	1, 9	_	10			3			[-]	3	
V _{IL} Max.	1.5,13.5	_	15		4					4]
Input High Voltage	0.5,4.5		5		3	3.5		3.5]
Input High Voltage,	1,9 — 10 7			7							
V _{IH} Min.	1.5,13.5		15			11		11			
Input Current, I _{IN} Max.	T -	0, 18	18	±0.1	±0.1	±1	±1		±10 ⁻⁵	±0.1	μA

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operating is always within the following ranges:

01145407774		VDD	LIM	ITS	UNITS
CHARACTERISTIC	(V)	Min.	Max.	UNIIS	
Supply-Voltage Range (For TA = Full Package-Ter	nperature Range)	_	3	18	٧
		5	340		
Input Pulse Width	tw ø	10	150		
•	e de la companya de	15	120	_	
		5	180	-	ns
Reset Pulse Width	t _{w(R)}	10	80	_	
		15	50	_	
		5	_	2	
Input Pulse Frequency	fφ	10	_	5	MHz
	·	15	_	6.5	
****		5	_	15	
Input Pulse Rise or Fall Time	$t_{r}oldsymbol{\phi}, t_{t}oldsymbol{\phi}$	10	_	15	μs
·		15	_	15	
		5	1K	10M	
R _T Operating Range		10	1K	10M	Ω
		15	1K	10M	
		5	15p	10M	
C _T Operating Range		10	15p	10M	F
		15	15p	10M	




Fig. 2 - Typical output low (sink) current characteristics.




Fig. 4 - Typical output high (source) current characteristics.




Fig. 6 - Typical transition time as a function of load capacitance.




Fig. 8 - Typical maximum input pulse frequency vs. supply voltage.




Fig. 3 - Minimum output low (sink) current characteristics.

ORAIN-TO-SOURCE VOLTAGE (VDS)—V




Fig. 5 - Minimum output high (source) current characteristics.




Fig. 7 - Typical propagation delay time $(Q_n \text{ to } Q_n + 1)$ as a function of load capacitance.





Fig. 9 - Typical dynamic power dissipation as a function of input frequency.



DYNAMIC ELECTRICAL CHARACTERISTICS, At TA = 25°C; Input t_r, t_f = 20 ns, CL = 50 pF, RL = 200 Ω

011404077010710		TEST CONDITIO	NS		LIMITS		UNITS
CHARACTERISTIC			V _{DD} (V)	Min.	Тур.	Max.	UNITS
Propagation Delay Time:	tpLH, tpHL	:	5	-	4.5	9	
Input to Q18		4.7	10	.— .	1.7	3.5	
			15		1.3	2.7	450
			- 5		6	12	μs
Input to Q24			10		2.2	4.5	
			15	-	1.7	3.5	
	. :		5	_	400	800	
Reset to Qn			10	4 ****	170	340	
			15	_	120	240	
Transition Time*	t _{THL} , t _{TLH}	*-	5	_	100	200	
.			10	. —	50	100	
			15		40	80	ns
Minimum Input Pulse Width	t _w ϕ		5	: - -	170	340	""
			10	-	75	150	
	<u> </u>		15		60	120]
Minimum Reset Pulse Width	t _{w(A)}	4 1 7 .	5	_	90	180	
			10	-	40	80	
		<u></u>	15		25	50	
Maximum Input Pulse Frequency	fφ		5	2	4	-	l
and the second s			10	5	10	-	MHz
			15	6.5	13		
Input Pulse Rise or Fall Time	$t_r \phi$, $t_f \phi$.5		-	15	1
A Commence of the Commence of			10		_	15	μs
			15	_		15	
Input Capacitance	Cin	Any Input			5	7.5	pF
R _T Operating Range		the state of the state of	5	1K	-	10M	
			10.	1K	-	10M	Ω
		<u> </u>	15	1K		10M	
C _T Operating Range			5	15p	-	10μ	
		1	10	15p	-	10μ	F
	<u> </u>		15	15p		10μ	<u> </u>
Maximum Oscillator Frequency		R _T =1 KΩ	5	0.5	0.7	0.9	1
		C ₁ =15 pF	10	1.2	1.5	1.8	MHz
<u> </u>		R _s =30 KΩ	15	1.7	2.1	2.5	

^{*}Not applicable for pin 4 (OUT2).




Fig. 12 - Functional test circuit.




Fig. 13 - Dynamic power dissipation test circuit.




Fig. 14 - Quiescent device current.


Fig. 15 - Input voltage.

Fig. 16 - Input current.

FUNCTIONAL TEST SEQUENCE

INPL	JTS		OU.	TPUTS	T	COMMENTS
RESET	IN 2	OUT 2	V _{SS} '	V _{DD} '	Q18-Q24	COMMENTS
						Counter is in three 8-stage sections in parallel mode.
1	0	0	Vop	Vss	LOW	Counter is reset. IN 2 and OUT 2 are tied together.
0	1	1	Von	Vss		First LOW-to-HIGH transition at IN 2.
	0	0				
	1	1 1				
0	_	_	VDD	Vss	1	255 LOW-to-HIGH transitions are clocked in at IN 2.
		-			1	
	_	1 -				
0	1 :	1	V _{DD}	Vss	HIGH	The 255th LOW-to-HIGH transition.
0	0	0	VDD	Vss	HIGH	
0	0	0	V _{ss}	Vss	HIGH	Counter is converted back to 24-stage serial-mode operation.
0	1	0	Vss	VDD	HIGH	
0	1		Vss	V _{DD}	HIGH	OUT 2 reverts to output operation.
0	0		Vss	V _{DD}	LOW	Counter ripples from an all-HIGH state to an all-LOW state.

A test function, which divides, has been included to reduce the time required to test all 24 stages of the counter. Three sections are loaded in parallel to 255 counts, forcing all the outputs to be in the HIGH state. The counter is changed back to serial-mode operation and one additional LOW-to-HIGH transition is entered at IN 2, which causes the outputs to ripple from an all-HIGH state to an all-LOW state.



Dimensions and pad layout for CD4521BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .





24-Jan-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Sample
CD4521BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4521BE	Sample
CD4521BEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4521BE	Sample
CD4521BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4521BM	Sample
CD4521BM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4521BM	Sample
CD4521BM96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4521BM	Sample
CD4521BM96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4521BM	Sample
CD4521BME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4521BM	Sample
CD4521BMG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4521BM	Sample
CD4521BMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4521BM	Sample
CD4521BMTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4521BM	Sample
CD4521BMTG4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4521BM	Sampl
CD4521BNSR	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4521B	Sampl
CD4521BNSRE4	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4521B	Sampl
CD4521BNSRG4	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4521B	Sample
CD4521BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM521B	Sample
CD4521BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM521B	Sampl
CD4521BPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM521B	Sampl





www.ti.com 24-Jan-2013

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Only one of markings shown within the brackets will appear on the physical device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4521BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4521BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013



*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	CD4521BM96	SOIC	D	16	2500	333.2	345.9	28.6
I	CD4521BNSR	SO	NS	16	2000	367.0	367.0	38.0

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>