



# **CD4723BM/CD4723BC Dual 4-Bit Addressable Latch CD4724BM/CD7424BC 8-Bit Addressable Latch**

## **General Description**

The CD4723B is a dual 4-bit addressable latch with common control inputs, including two address inputs (A0, A1), an active low enable input ( $\bar{E}$ ), and an active high clear input (CL). Each latch has a data input (D) and four outputs (Q0-Q3). The CD4724B is an 8-bit addressable latch with three address inputs (A0-A2), an active low enable input ( $\bar{E}$ ), active high clear input (CL), a data input (D) and eight outputs (Q0-Q7).

Data is entered into a particular bit in the latch when that is addressed by the address inputs and the enable ( $E$ ) is low. Data entry is inhibited when enable ( $E$ ) is high.


When clear (CL) and enable ( $\bar{E}$ ) are high, all outputs are low. When clear (CL) is high and enable ( $\bar{E}$ ) is low, the channel demultiplexing occurs. The bit that is addressed has an active output which follows the data input while all unaddressed bits are held low. When operating in the addressable latch mode ( $\bar{E} = CL = \text{low}$ ), changing more than one bit of the address could

impose a transient wrong address. Therefore, this should only be done while in the memory mode ( $E = \text{high}$ ,  $CL = \text{low}$ ).


## Features



## Connection Diagrams



TOP VIEW



TOP VIEW

## Truth Table

MODE SELECTION				
$\bar{E}$	CL	ADDRESSED LATCH	UNADDRESSED LATCH	MODE
L	L	Follows Data	Holds Previous Data	Addressable Latch
H	L	Holds Previous Data	Holds Previous Data	Memory
L	H	Follows Data	Reset to "0"	Demultiplexer
H	H	Reset to "0"	Reset to "0"	Clear

**Absolute Maximum Ratings**

(Notes 1 and 2)

$V_{DD}$ DC Supply Voltage	-0.5 to +18 V <sub>DC</sub>
$V_{IN}$ Input Voltage	-0.5 to $V_{DD} + 0.5$ V <sub>DC</sub>
$T_S$ Storage Temperature Range	-65°C to +150°C
$P_D$ Package Dissipation	500 mW
$T_L$ Lead Temperature (Soldering, 10 seconds)	300°C

**Recommended Operating Conditions**

(Note 2)

$V_{DD}$ DC Supply Voltage	3.0 to 15 V <sub>DC</sub>
$V_{IN}$ Input Voltage	0 to $V_{DD}$ V <sub>DC</sub>
$T_A$ Operating Temperature Range	CD4723BM/CD4724BM
	-55°C to +125°C
	CD4723BC/CD4724BC
	-40°C to +85°C

**DC Electrical Characteristics** CD4723BM/CD4724BM (Note 2)

Parameter	Conditions	-55°C		25°C		125°C		Units
		Min.	Max.	Min.	Typ.	Max.	Min.	
$I_{DD}$ Quiescent Device Current	$V_{DD} = 5.0$ V		5.0		0.02	5.0		
	$V_{DD} = 10$ V		10		0.02	10		
	$V_{DD} = 15$ V		20		0.02	20		
$V_{OL}$ Low Level Output Voltage	$ I_O  < 1$ μA							
	$V_{DD} = 5.0$ V		0.05		0	0.05		
	$V_{DD} = 10$ V		0.05		0	0.05		
	$V_{DD} = 15$ V		0.05		0	0.05		
$V_{OH}$ High Level Output Voltage	$ I_O  < 1$ μA							
	$V_{DD} = 5.0$ V	4.95		4.95	5.0		4.95	
	$V_{DD} = 10$ V	9.95		9.95	10		9.95	
	$V_{DD} = 15$ V	14.95		14.95	15		14.95	
$V_{IL}$ Low Level Input Voltage	$V_{DD} = 5.0$ V, $V_O = 0.5$ V or 4.5 V		1.5		2.25	1.5		
	$V_{DD} = 10$ V, $V_O = 1.0$ V or 9.0 V		3.0		4.5	3.0		
	$V_{DD} = 15$ V, $V_O = 1.5$ V or 13.5 V		4.0		6.75	4.0		
$V_{IH}$ High Level Input Voltage	$V_{DD} = 5.0$ V, $V_O = 0.5$ V or 4.5 V	3.5		3.5	2.75		3.5	
	$V_{DD} = 10$ V, $V_O = 1.0$ V or 9.0 V	7.0		7.0	5.5		7.0	
	$V_{DD} = 15$ V, $V_O = 1.5$ V or 13.5 V	11.0		11.0	8.25		11.0	
$I_{OL}$ Low Level Output Current	$V_{DD} = 5.0$ V, $V_O = 0.4$ V	0.64		0.51	0.88		0.36	
	$V_{DD} = 10$ V, $V_O = 0.5$ V	1.6		1.3	2.25		0.9	
	$V_{DD} = 15$ V, $V_O = 1.5$ V	4.2		3.4	8.8		2.4	
$I_{OH}$ High Level Output Current	$V_{DD} = 5.0$ V, $V_O = 4.6$ V	-0.64		-0.51	-0.88		-0.36	
	$V_{DD} = 10$ V, $V_O = 9.5$ V	-1.6		-1.3	-2.25		-0.9	
	$V_{DD} = 15$ V, $V_O = 13.5$ V	-4.2		-3.4	-8.8		-2.4	
$I_{IN}$ Input Current	$V_{DD} = 15$ V, $V_{IN} = 0$ V		-0.1		-10 <sup>-5</sup>	-0.1		
	$V_{DD} = 15$ V, $V_{IN} = 15$ V		0.1		10 <sup>-5</sup>	0.1		

**DC Electrical Characteristics** CD4723BC/CD4724BC (Note 2)

Parameter	Conditions	-40°C		25°C		85°C		Units
		Min.	Max.	Min.	Typ.	Max.	Min.	
$I_{DD}$ Quiescent Device Current	$V_{DD} = 5.0$ V		20		0.02	20		
	$V_{DD} = 10$ V		40		0.02	40		
	$V_{DD} = 15$ V		80		0.02	80		
$V_{OL}$ Low Level Output Voltage	$ I_O  < 1$ μA							
	$V_{DD} = 5.0$ V		0.05		0	0.05		
	$V_{DD} = 10$ V		0.05		0	0.05		
	$V_{DD} = 15$ V		0.05		0	0.05		
$V_{OH}$ High Level Output Voltage	$ I_O  < 1$ μA							
	$V_{DD} = 5.0$ V	4.95		4.95	5.0		4.95	
	$V_{DD} = 10$ V	9.95		9.95	10		9.95	
	$V_{DD} = 15$ V	14.95		14.95	15		14.95	
$V_{IL}$ Low Level Input Voltage	$V_{DD} = 5.0$ V, $V_O = 0.5$ or 4.5 V		1.5		2.25	1.5		
	$V_{DD} = 10$ V, $V_O = 1.0$ V or 9.0 V		3.0		4.5	3.0		
	$V_{DD} = 15$ V, $V_O = 1.5$ V or 13.5 V		4.0		6.75	4.0		
$V_{IH}$ High Level Input Voltage	$V_{DD} = 5.0$ V, $V_O = 0.5$ V or 4.5 V	3.5		3.5	2.75		3.5	
	$V_{DD} = 10$ V, $V_O = 1.0$ V or 9.0 V	7.0		7.0	5.5		7.0	
	$V_{DD} = 15$ V, $V_O = 1.5$ V or 13.5 V	11.0		11.0	8.25		11.0	

**DC Electrical Characteristics** (Cont'd.) CD4723BC/CD4724BC (Note 2)

Parameter	Conditions	-40°C		25°C			85°C		Units
		Min.	Max.	Min.	Typ.	Max.	Min.	Max.	
I <sub>OL</sub> Low Level Output Current	V <sub>DD</sub> = 5.0 V, V <sub>O</sub> = 0.4 V	0.52		0.44	0.88		0.36		mA
	V <sub>DD</sub> = 10 V, V <sub>O</sub> = 0.5 V	1.3		1.1	2.25		0.9		mA
	V <sub>DD</sub> = 15 V, V <sub>O</sub> = 1.5 V	3.6		3.0	8.8		2.4		mA
I <sub>OH</sub> High Level Output Current	V <sub>DD</sub> = 5.0 V, V <sub>O</sub> = 4.6 V	-0.52		-0.44	-0.88		-0.36		mA
	V <sub>DD</sub> = 10 V, V <sub>O</sub> = 9.5 V	-1.3		-1.1	-2.25		-0.9		mA
	V <sub>DD</sub> = 15 V, V <sub>O</sub> = 13.5 V	-3.6		-3.0	-8.8		-2.4		mA
I <sub>IN</sub> Input Current	V <sub>DD</sub> = 15 V, V <sub>IN</sub> = 0 V		-0.30		-10 <sup>-5</sup>	-0.30		-1.0	μA
	V <sub>DD</sub> = 15 V, V <sub>IN</sub> = 15 V		0.30		10 <sup>-5</sup>	0.30		1.0	μA

**AC Electrical Characteristics** T<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF, R<sub>L</sub> = 200 k, Input t<sub>r</sub> = t<sub>f</sub> = 20 ns, unless otherwise noted.


Parameter	Conditions	Min.	Typ.	Max.	Units
t <sub>PHL</sub> , t <sub>TPLH</sub> Propagation Delay Date to Output	V <sub>DD</sub> = 5.0 V		200	400	ns
	V <sub>DD</sub> = 10 V		75	150	ns
	V <sub>DD</sub> = 15 V		50	100	ns
t <sub>TPLH</sub> , t <sub>PHL</sub> Propagation Delay Enable to Output	V <sub>DD</sub> = 5.0 V		200	400	ns
	V <sub>DD</sub> = 10 V		80	160	ns
	V <sub>DD</sub> = 15 V		60	120	ns
t <sub>PHL</sub> Propagation Delay Clear to Output	V <sub>DD</sub> = 5.0 V		175	350	ns
	V <sub>DD</sub> = 10 V		80	160	ns
	V <sub>DD</sub> = 15 V		65	130	ns
t <sub>TPLH</sub> , t <sub>PHL</sub> Propagation Delay Address to Output	V <sub>DD</sub> = 5.0 V		225	450	ns
	V <sub>DD</sub> = 10 V		100	200	ns
	V <sub>DD</sub> = 15 V		75	150	ns
t <sub>THL</sub> , t <sub>TTLH</sub> Transition Time (Any Output)	V <sub>DD</sub> = 5.0 V		100	200	ns
	V <sub>DD</sub> = 10 V		50	100	ns
	V <sub>DD</sub> = 15 V		40	80	ns
t <sub>WH</sub> , t <sub>TWL</sub> Minimum Data Pulse Width	V <sub>DD</sub> = 5.0 V		100	200	ns
	V <sub>DD</sub> = 10 V		50	100	ns
	V <sub>DD</sub> = 15 V		40	80	ns
t <sub>WH</sub> , t <sub>TWL</sub> Minimum Address Pulse Width	V <sub>DD</sub> = 5.0 V		200	400	ns
	V <sub>DD</sub> = 10 V		100	200	ns
	V <sub>DD</sub> = 15 V		65	125	ns
t <sub>WH</sub> Minimum Clear Pulse Width	V <sub>DD</sub> = 5.0 V		75	150	ns
	V <sub>DD</sub> = 10 V		40	75	ns
	V <sub>DD</sub> = 15 V		25	50	ns
t <sub>su</sub> Minimum Set-Up Time Data to E	V <sub>DD</sub> = 5.0 V		40	80	ns
	V <sub>DD</sub> = 10 V		20	40	ns
	V <sub>DD</sub> = 15 V		15	30	ns
t <sub>H</sub> Minimum Hold Time Data to E	V <sub>DD</sub> = 5.0 V		60	120	ns
	V <sub>DD</sub> = 10 V		30	60	ns
	V <sub>DD</sub> = 15 V		25	50	ns
t <sub>su</sub> Minimum Set-Up Time Address to E	V <sub>DD</sub> = 5.0 V	-15	50	ns	
	V <sub>DD</sub> = 10 V	0	30	ns	
	V <sub>DD</sub> = 15 V	0	20	ns	
t <sub>H</sub> Minimum Hold Time Address to E	V <sub>DD</sub> = 5.0 V	-50	15	ns	
	V <sub>DD</sub> = 10 V	-20	10	ns	
	V <sub>DD</sub> = 15 V	-15	5	ns	
C <sub>PD</sub> Power Dissipation Capacitance	Per Package (Note 3)		100		pF
C <sub>IN</sub> Input Capacitance	Any Input	5.0	7.5		pF

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.


Note 2: V<sub>SS</sub> = 0 V unless otherwise specified.

Note 3: Dynamic power dissipation (P<sub>D</sub>) is given by: P<sub>D</sub> = (C<sub>PD</sub> + C<sub>L</sub>) V<sub>CC</sub><sup>2</sup>f + P<sub>Q</sub>; where C<sub>L</sub> = load capacitance; f = frequency of operation; for further details, see application note AN-90, "54C/74C Family Characteristics".

## Logic Diagrams



## Logic Diagrams (Cont'd.)



## Switching Time Waveforms

