SCHS299B - APRIL 2000 - REVISED MARCH 2003

- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable

#### description/ordering information

The 'AC163 devices are 4-bit binary counters. These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs

CD54AC163...F PACKAGE CD74AC163...E OR M PACKAGE (TOP VIEW) CLR 16 V<sub>CC</sub> CLK 2 15 RCO А∐з 14 Q<sub>A</sub> B 🛮 4 13 Q<sub>B</sub> C 🛮 5 12 Q<sub>C</sub> D 🛮 6 11 Q<sub>D</sub> 10 ENT ENP [] 7 9 LOAD GND II

change, coincident with each other, when instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated with synchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

The counters are fully programmable; that is, they can be preset to any number between 0 and 9 or 15. Presetting is synchronous; therefore, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

The clear function is synchronous. A low level at the clear ( $\overline{\text{CLR}}$ ) input sets all four of the flip-flop outputs low after the next low-to-high transition of CLK, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to  $\overline{\text{CLR}}$  to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. ENP, ENT, and a ripple-carry output (RCO) are instrumental in accomplishing this function. Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a high-level pulse while the count is maximum (9 or 15, with  $Q_A$  high). This high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

These devices feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or  $\overline{\text{LOAD}}$ ) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.

#### **ORDERING INFORMATION**

| TA             | PAC      | KAGE <sup>†</sup> | ORDERABLE<br>PART NUMBER | TOP-SIDE<br>MARKING |
|----------------|----------|-------------------|--------------------------|---------------------|
|                | PDIP – E | Tube              | CD74AC163E               | CD74AC163E          |
| –55°C to 125°C | SOIC - M | Tube              | CD74AC163M               | AC163M              |
| -55 C to 125 C | SOIC - W | Tape and reel     | CD74AC163M96             | AC 163W             |
|                | CDIP – F | Tube              | CD54AC163F3A             | CD54AC163F3A        |

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCHS299B - APRIL 2000 - REVISED MARCH 2003

#### **FUNCTION TABLE**


|     |            | IN  | IPUTS |      |         | OUT            | PUTS   | FUNCTION      |
|-----|------------|-----|-------|------|---------|----------------|--------|---------------|
| CLR | CLK        | ENP | ENT   | LOAD | A,B,C,D | Qn             | RCO    | FUNCTION      |
| L   | <b>↑</b>   | Χ   | Χ     | Χ    | Χ       | L              | L      | Reset (clear) |
| h   | <b>↑</b>   | Х   | Х     | I    | I       | L              | L      | Parallel load |
| h   | $\uparrow$ | Χ   | Χ     | I    | h       | Н              | Note 1 | Parallel load |
| h   | <b>↑</b>   | h   | h     | h    | Χ       | Count          | Note 1 | Count         |
| h   | Х          | 1   | Χ     | h    | Х       | q <sub>n</sub> | Note 1 | Inhibit       |
| h   | Χ          | Χ   | I     | h    | Χ       | q <sub>n</sub> | L      | ITITIDIL      |

H = high level, L = low level, X = don't care, h = high level one setup time prior to the CLK low-to-high transition, I = low level one setup time prior to the CLK low-to-high transition, q = the state of the referenced output prior to the CLK low-to-high transition, and  $\uparrow$  = CLK low-to-high transition.

NOTE 1: The RCO output is high when ENT is high and the counter is at terminal count (HHHH).




## logic diagram (positive logic)




<sup>†</sup> For simplicity, routing of complementary signals  $\overline{\mathsf{LD}}$  and  $\overline{\mathsf{CK}}$  is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.

SCHS299B - APRIL 2000 - REVISED MARCH 2003

#### logic symbol, each D/T flip-flop



## logic diagram, each D/T flip-flop (positive logic)




 $<sup>^{\</sup>dagger}$  The origins of  $\overline{LD}$  and  $\overline{CK}$  are shown in the logic diagram of the overall device.

#### typical clear, preset, count, and inhibit sequence

The following sequence is illustrated below:

- 1. Clear outputs to zero (synchronous)
- 2. Preset to binary 12
- 3. Count to 13, 14, 15, 0, 1, and 2
- 4. Inhibit



SCHS299B - APRIL 2000 - REVISED MARCH 2003

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V <sub>CC</sub>                                       | 0.5 V to 6 V  |
|---|---------------|
| Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 2)  | ±20 mA        |
| Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) (see Note 2) | ±50 mA        |
| Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )                  | ±50 mA        |
| Continuous current through V <sub>CC</sub> or GND                           | ±100 mA       |
| Package thermal impedance, θ <sub>JA</sub> (see Note 3): E package          | 67°C/W        |
| M package   |               |
| Storage temperature range, T <sub>stg</sub>                                 | 65°C to 150°C |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 4)

|       |                                     |  | T <sub>A</sub> = 2 | 25°C | –55°(<br>125 |      | –40°(<br>85° |      | UNIT |
|-------|-------------------------------------|--|--------------------|------|--------------|------|--------------|------|------|
|       |                                     |  | MIN                | MAX  | MIN          | MAX  | MIN          | MAX  |      |
| Vcc   | Supply voltage                      |  | 1.5                | 5.5  | 1.5          | 5.5  | 1.5          | 5.5  | V    |
|       |                                     | V <sub>CC</sub> = 1.5 V                    | 1.2                |      | 1.2          |      | 1.2          |      |      |
| VIH   | High-level input voltage            | V <sub>CC</sub> = 3 V                      | 2.1                |      | 2.1          |      | 2.1          |      | V    |
|       |                                     | V <sub>CC</sub> = 5.5 V                    | 3.85               |      | 3.85         |      | 3.85         |      |      |
|       |                                     | V <sub>CC</sub> = 1.5 V                    |                    | 0.3  |              | 0.3  |              | 0.3  |      |
| VIL   | Low-level input voltage             | V <sub>CC</sub> = 3 V                      |                    | 0.9  |              | 0.9  |              | 0.9  | V    |
|       |                                     | V <sub>CC</sub> = 5.5 V                    |                    | 1.65 |              | 1.65 |              | 1.65 |      |
| VI    | Input voltage                       |  | 0                  | VCC  | 0            | VCC  | 0            | VCC  | V    |
| Vo    | Output voltage                      |  | 0                  | VCC  | 0            | VCC  | 0            | VCC  | V    |
| ЮН    | High-level output current           |  |                    | -24  |              | -24  |              | -24  | mA   |
| loL   | Low-level output current            |  |                    | 24   |              | 24   |              | 24   | mA   |
| Δt/Δν | langet transition rise or fall rate | V <sub>CC</sub> = 1.5 V to 3 V             |                    | 50   | -            | 50   |              | 50   |      |
| ΔυΔν  | Input transition rise or fall rate  | $V_{CC} = 3.6 \text{ V to } 5.5 \text{ V}$ |                    | 20   |              | 20   |              | 20   | ns   |

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



NOTES: 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>3.</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

SCHS299B - APRIL 2000 - REVISED MARCH 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CON                                | DITIONS  | Vcc   | T <sub>A</sub> = 2 | 25°C | –55°(<br>125 |      | –40°(<br>85° |      | UNIT |
|-----------|---|--|-------|--------------------|------|--------------|------|--------------|------|------|
|           |   |  |       | MIN                | MAX  | MIN          | MAX  | MIN          | MAX  |      |
|           |   |  | 1.5 V | 1.4                |      | 1.4          |      | 1.4          |      |      |
|           |   | $I_{OH} = -50  \mu A$                            | 3 V   | 2.9                |      | 2.9          |      | 2.9          |      |      |
|           |   |  | 4.5 V | 4.4                |      | 4.4          |      | 4.4          |      |      |
| Voн       | $V_I = V_{IH}$ or $V_{IL}$              | I <sub>OH</sub> = -4 mA                          | 3 V   | 2.58               |      | 2.4          |      | 2.48         |      | V    |
|           |   | $I_{OH} = -24 \text{ mA}$                        | 4.5 V | 3.94               |      | 3.7          |      | 3.8          |      |      |
|           |   | $I_{OH} = -50 \text{ mA}^{\dagger}$ 5.5 V - 3.85 |       |                    | _    |              |      |              |      |      |
|           |   | $I_{OH} = -75 \text{ mA}^{\dagger}$              | 5.5 V | _                  |      | _            |      | 3.85         |      |      |
|           |   |  | 1.5 V |                    | 0.1  |              | 0.1  |              | 0.1  |      |
|           |   | I <sub>OL</sub> = 50 μA                          | 3 V   |                    | 0.1  |              | 0.1  |              | 0.1  |      |
|           |   |  | 4.5 V |                    | 0.1  |              | 0.1  |              | 0.1  |      |
| VOL       | $V_I = V_{IH}$ or $V_{IL}$              | I <sub>OL</sub> = 12 mA                          | 3 V   |                    | 0.36 |              | 0.5  |              | 0.44 | V    |
|           |   | I <sub>OL</sub> = 24 mA                          | 4.5 V |                    | 0.36 |              | 0.5  |              | 0.44 |      |
|           |   | $I_{OL} = 50 \text{ mA}^{\dagger}$               | 5.5 V |                    | -    |              | 1.65 |              | -    |      |
|           |   | $I_{OL} = 75 \text{ mA}^{\dagger}$               | 5.5 V |                    | -    |              | -    |              | 1.65 |      |
| lį        | V <sub>I</sub> = V <sub>CC</sub> or GND |  | 5.5 V |                    | ±0.1 |              | ±1   |              | ±1   | μΑ   |
| Icc       | $V_I = V_{CC}$ or GND,                  | IO = 0   | 5.5 V |                    | 8    |              | 160  |              | 80   | μΑ   |
| Ci        |   |  |       |                    | 10   |              | 10   |              | 10   | pF   |

<sup>†</sup> Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.

SCHS299B - APRIL 2000 - REVISED MARCH 2003

# timing requirements over recommended operating free-air temperature range (unless otherwise noted)

|                 |                         |                 | Vcc                           | –55°<br>125 |     | –40°(<br>85° |     | UNIT |
|-----------------|-------------------------|-----------------|-------------------------------|-------------|-----|--------------|-----|------|
|                 |                         |                 |                               | MIN         | MAX | MIN          | MAX |      |
|                 |                         |                 | 1.5 V                         |             | 7   |              | 8   |      |
| fclock          | Clock frequency         |                 | $3.3~\text{V}\pm0.3~\text{V}$ |             | 64  |              | 73  | MHz  |
|                 |                         |                 | 5 V ± 0.5 V                   |             | 90  |              | 103 |      |
|                 |                         |                 | 1.5 V                         | 69          |     | 61           |     |      |
| t <sub>W</sub>  | Pulse duration          | CLK high or low | $3.3~V \pm 0.3~V$             | 7.7         |     | 6.8          |     | ns   |
|                 |                         |                 | 5 V ± 0.5 V                   | 5.5         |     | 4.8          |     |      |
|                 |                         |                 | 1.5 V                         | 63          |     | 55           |     |      |
|                 |                         | A, B, C, or D   | $3.3~V \pm 0.3~V$             | 7           |     | 6.1          |     |      |
|                 |                         |                 | 5 V ± 0.5 V                   | 5           |     | 4.4          |     |      |
|                 |                         |                 | 1.5 V                         | 63          |     | 55           |     |      |
|                 |                         | ENP or ENT      | 3.3 V ± 0.3 V                 | 9.6         |     | 8.2          |     | ns   |
| ١.              | Setup time, before CLK↑ |                 | 5 V ± 0.5 V                   | 5           |     | 4.4          |     |      |
| t <sub>su</sub> |                         | LOAD low        | 1.5 V                         | 75          |     | 66           |     |      |
|                 |                         |                 | 3.3 V ± 0.3 V                 | 8.4         |     | 7.4          |     |      |
|                 |                         |                 | 5 V ± 0.5 V                   | 6           |     | 5.3          |     |      |
|                 |                         |                 | 1.5 V                         | 75          |     | 66           |     |      |
|                 |                         | CLR inactive    | 3.3 V ± 0.3 V                 | 8.4         |     | 7.4          |     |      |
|                 |                         |                 | 5 V ± 0.5 V                   | 6           |     | 5.3          |     |      |
|                 |                         |                 | 1.5 V                         | 0           |     | 0            |     |      |
|                 |                         | A, B, C, or D   | 3.3 V ± 0.3 V                 | 0           |     | 0            |     |      |
|                 |                         |                 | 5 V ± 0.5 V                   | 0           |     | 0            |     |      |
|                 |                         |                 | 1.5 V                         | 0           |     | 0            |     |      |
|                 |                         | ENP or ENT      | 3.3 V ± 0.3 V                 | 0           |     | 0            |     |      |
|                 |                         |                 | 5 V ± 0.5 V                   | 0           |     | 0            |     |      |
| th              | Hold time, after CLK↑   |                 | 1.5 V                         | 0           |     | 0            |     | ns   |
|                 |                         | LOAD low        | 3.3 V ± 0.3 V                 | 0           |     | 0            |     |      |
|                 |                         |                 | 5 V ± 0.5 V                   | 0           |     | 0            |     |      |
|                 |                         |                 | 1.5 V                         | 0           |     | 0            |     |      |
|                 |                         | CLR inactive    | 3.3 V ± 0.3 V                 | 0           |     | 0            |     |      |
|                 |                         |                 | 5 V ± 0.5 V                   | 0           |     | 0            |     |      |

SCHS299B - APRIL 2000 - REVISED MARCH 2003


# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT) | Vcc                           | –55°C to<br>125°C |      | –40°C to<br>85°C |      | UNIT |
|------------------|-----------------|----------------|-------------------------------|-------------------|------|------------------|------|------|
|                  | (INFOT)         | (001F01)       |                               | MIN               | MAX  | MIN              | MAX  |      |
|                  |                 |                | 1.5 V                         | 7                 |      | 8                |      |      |
| f <sub>max</sub> |                 |                | $3.3~\text{V}\pm0.3~\text{V}$ | 64                |      | 73               |      | MHz  |
|                  |                 |                | 5 V ± 0.5 V                   | 90                |      | 103              |      |      |
|                  | CLK             |                | 1.5 V                         | -                 | 209  | _                | 190  |      |
|                  |                 | RCO            | $3.3~\text{V}\pm0.3~\text{V}$ | 6                 | 23.4 | 6                | 21   | - 1  |
|                  |                 |                | 5 V ± 0.5 V                   | 4.3               | 16.7 | 4.3              | 15.2 |      |
|                  |                 |                | 1.5 V                         | -                 | 207  | -                | 188  |      |
| <sup>t</sup> pd  |                 | Any Q          | $3.3~\text{V}\pm0.3~\text{V}$ | 5.9               | 23.1 | 5.9              | 21   |      |
|                  |                 |                | 5 V ± 0.5 V                   | 4.2               | 16.5 | 4.2              | 15   |      |
|                  |                 |                | 1.5 V                         | _                 | 129  | -                | 117  |      |
|                  | ENT             | RCO            | $3.3~\text{V}\pm0.3~\text{V}$ | 3.6               | 14.4 | 3.7              | 13.1 |      |
|                  |                 |                | 5 V ± 0.5 V                   | 2.6               | 10.3 | 2.7              | 9.4  |      |

## operating characteristics, $T_A = 25^{\circ}C$

| PARAMETER                        | TEST CONDITIONS | TYP | UNIT |
|----------------------------------|-----------------|-----|------|
| pd Power dissipation capacitance | No load         | 66  | pF   |

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f = 3 \ ns$ ,  $t_f = 3 \ ns$ . Phase relationships between waveforms are arbitrary.
- D. For clock inputs,  $f_{max}$  is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- G. tpzL and tpzH are the same as ten.
- H. tpLz and tpHz are the same as tdis.
- I. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



#### PACKAGE OPTION ADDENDUM

www.ti.com 15-Oct-2009

#### PACKAGING INFORMATION

| Orderable Device | Status <sup>(1)</sup> | Package<br>Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan <sup>(2)</sup> | Lead/Ball Finish | MSL Peak Temp <sup>(3)</sup> |
|------------------|-----------------------|-----------------|--------------------|------|----------------|-------------------------|------------------|------------------------------|
| CD54AC163F3A     | ACTIVE                | CDIP            | J                  | 16   | 1              | TBD                     | A42              | N / A for Pkg Type           |
| CD74AC163E       | ACTIVE                | PDIP            | N                  | 16   | 25             | Pb-Free<br>(RoHS)       | CU NIPDAU        | N / A for Pkg Type           |
| CD74AC163EE4     | ACTIVE                | PDIP            | N                  | 16   | 25             | Pb-Free<br>(RoHS)       | CU NIPDAU        | N / A for Pkg Type           |
| CD74AC163M       | ACTIVE                | SOIC            | D                  | 16   | 40             | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| CD74AC163M96     | ACTIVE                | SOIC            | D                  | 16   | 2500           | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| CD74AC163M96E4   | ACTIVE                | SOIC            | D                  | 16   | 2500           | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| CD74AC163M96G4   | ACTIVE                | SOIC            | D                  | 16   | 2500           | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| CD74AC163ME4     | ACTIVE                | SOIC            | D                  | 16   | 40             | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| CD74AC163MG4     | ACTIVE                | SOIC            | D                  | 16   | 40             | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



#### TAPE AND REEL INFORMATION





|    | Dimension designed to accommodate the component width     |
|----|---|
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device       |      | Package<br>Drawing |    |      | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------|------|--------------------|----|------|--------------------------|--------------------------|---------|---------|---------|------------|-----------|------------------|
| CD74AC163M96 | SOIC | D                  | 16 | 2500 | 330.0                    | 16.4                     | 6.5     | 10.3    | 2.1     | 8.0        | 16.0      | Q1               |





#### \*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CD74AC163M96 | SOIC         | D               | 16   | 2500 | 333.2       | 345.9      | 28.6        |

#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## D (R-PDS0-G16)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



## D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

| roducts |              | Applications |
|---------|--------------|--------------|
|         | ti aaaa/adia | A            |

Pr

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio www.ti.com/communications **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

www.ti-rfid.com