

Octal-Bus Transceiver/Registers, 3-State

B3 DATA CD54/74AC/ACT651 - Inverting
B5 PORT CD54/74AC/ACT652 - Non-Inverting

Type Features:

- Buffered inputs
- Typical propagation delay: 5.3 ns @ V_{CC} = 5 V, T_A = 25° C, C_L = 50 pF

FUNCTIONAL DIAGRAM

92CS-42677

The RCA CD54/74AC651 and CD54/74AC652 and the CD54/74ACT651 and CD54/74ACT652 3-state, octal-bus transceiver/registers use the RCA ADVANCED CMOS technology. The CD54/74AC651 and CD54/74ACT651 have inverting outputs. The CD54/74AC652 and CD54/74ACT652 have non-inverting outputs. These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Output Enables OEAB and OEBA are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A LOW input level selects real-time data, and a HIGH selects stored data. The following examples demonstrate the four fundamental busmanagement functions that can be performed with the octal-bus transceivers and registers.

Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OE_{AB} and \overline{OE}_{BA} . In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.


The CD74AC/ACT651 and CD74AC/ACT652 are supplied in 24-lead dual-in-line narrow-body plastic packages (EN suffix) and in 24-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to 70°C); Industrial (-40 to +85°C); and Extended Industrial/Military (-55 to +125°C).

The CD54AC/ACT651 and CD54AC/ACT652, available in chip form (H suffix), are operable over the -55 to +125°C temperature range.

Family Features:

- Exceeds 2-kV ESD Protection MIL-STD-883, Method 3015
- SCR-Latchup-resistant CMOS process and circuit design
- Speed of bipolar FAST*/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply
- ± 24-mA output drive current
 - Fanout to 15 FAST* ICs
 - Drives 50-ohm transmission lines

^{*}FAST is a Registered Trademark of Fairchild Semiconductor Corp.



TERMINAL ASSIGNMENT

This data sheet is applicable to the CD74AC562, CD74ACT651, and CD74ACT652. The CD54/74AC651, CD54AC652, CD54ACT651 and CD54ACT652 were not acquired from Harris Semiconductor.

File Number 1974

FUNCTION TABLE

		INP	UTS			DAT	A I/O	OPERATION (OR FUNCTION
OEAB	OEBA	CAB	CBA	SAB	SBA	A0 THRU A7	B0 THRU B7	651	652
L	Н	HorL	H or L	Х	X	Input	lanut	Isolation *	Isolation*
L	Н	_/_		Х	X	Input	Input	Store A and B Data	Store A and B Data
X	Н		HorL	, х	X	Input	Unspecified [†]	Store A, Hold B	Store A, Hold B
Н	<u> H</u>			x‡	X	Input	Output	Store A in both registers	Store A in both registers
L	X	HorL		×	X	Unspecified†	Input	Hold A, Store B	Hold, A Store B
L	L			X	X‡	Output	Input	Store B in both registers	Store B in both registers
L	L	Х	Х	X	L	0		Real-Time B Data to A Bus	Real-Time B Data to A Bus
L	L	Х	HorL	X	Н	Output	Input	Stored B Data to A Bus	Stored B Data to A Bus
Н	Н	X	Х	L	X			Real-Time A Data to B Bus	Real-Time A Data to B Bus
Н	Н	HorL	X	Н	X	Input	Output	Stored A Data to B Bus	Stored A Data to B Bus
н	-	HorL	Harl	н	н	0.4		Stored A Data to B Bus and	Stored A Data to B Bus
		HOLL	n or L	П	П	Output	Output	Stored B Data to A bus	Stored B Data to A Bus

^{*} To prevent excess currents in the High-Z (isolation) modes, all I/O terminals should be terminated with $10k\Omega$ to $1M\Omega$ resistors.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE (V _∞)0.5 to 6 V	J
DC INPUT DIODE CURRENT, I_{ik} (for $V_i < -0.5 \text{ V}$ or $V_i > V_{CC} + 0.5 \text{ V}$)	Δ
DC OUTPUT DIODE CURRENT, I_{OK} (for $V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$)	Δ
DC OUTPUT SOURCE OR SINK CURRENT per Output Pin, I _o (for $V_0 > -0.5 \text{ V}$ or $V_0 < V_{cc} + 0.5 \text{ V}$)	Δ
DC V _{CC} or GROUND CURRENT (I _{CC} or I _{GND})	*
POWER DISSIPATION PER PACKAGE (Po):	
For T _A = -55 to +100°C (PACKAGE TYPE E)	٧
For T _A = +100 to +125°C (PACKAGE TYPE E)	V
For T _A = -55 to +70°C (PACKAGE TYPE M)	V
For T _A = +70 to +125°C (PACKAGE TYPE M) Derate Linearly at 6 mW/°C to 70 mW	V
OPERATING-TEMPERATURE RANGE (T _a)55 to ±125°C)
STORAGE TEMPERATURE (T _{stg})65 to ±150°C	5
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s maximum $+265^{\circ}$ C)
Unit inserted into PC board min. thickness 1/16 in. (1.59 mm) with solder contacting lead tips only+300°C)
*For up to 4 outputs per device; add + 25 mA for each additional output	

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTICS	LIA	LIMITO	
CHARACTERISTICS	1.5 5.5 4.5 5.5 0 V _{cc} -55 +125		UNITS
Supply-Voltage Range, Vcc*:			
(For T _A = Full Package-Temperature Range)		İ	
AC Types	1.5	5.5	V
ACT Types	4.5	5.5	V
DC Input or Output Voltage, V _I , V _O	0	Vcc	V
Operating Temperature, T _A	-55	+125	°C
Input Rise and Fall Slew Rate, dt/dv		† 	
at 1.5 V to 3 V (AC Types)	0	50	ns/V
at 3.6 V to 5.5 V (AC Types)	0	20	ns/V
at 4.5 V to 5.5 V (ACT Types)	0	10	ns/V

^{*}Unless otherwise specified, all voltages are referenced to ground.

[†] The data output functions may be enabled or disabled by various signals at the OE_{AB} or OE_{BA} inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

 ^{\$}Select control = L: clocks can occur simultaneously.
 \$Select control = H: clocks must be staggered in order to load both registers.

STATIC ELECTRICAL CHARACTERISTICS: AC Series

. •						AMBIEN	TEMPE	RATURE	(T _A) - °	C .		
CHARACTERIST	ICS	TEST CO	NDITIONS	V _{cc}	+:	25	-40't	o +85	-55 to	+125	UNITS	
		V, (V).	l _o (mA)	(V)	MIN.	MAX.	MIN. MAX.		MIN. MAX.			
High-Level Input Voltage	V _{IH}			1.5 3 5.5	1.2 2.1 3.85		1.2 2.1 3.85		1.2 2.1 3.85		v	
Low-Level Input Voltage	Vil			1.5 3 5.5		0.3 0.9 1.65	_	0.3 0.9 1.65	=	0.3 0.9 1.65	V	
High-Level Output			-0.05	1.5	1.4		1.4	_	1.4			
Voltage	age V _{OH}		-0.05	3	2.9	<u> </u>	2.9	_	2.9]	
,		V _{IH} Or	-0.05	4.5	4.4	_	4.4	_	4.4			
		V _{iL}	-4	3	2.58		2.48	_	2.4) v	
			-24	4.5	3.94	_	3.8	_	3.7			
		#, * }	-75	5.5	_		3.85]	
			-50	5.5		_			3.85		<u></u>	
Low-Level Output			0.05	1.5		0.1		0.1		0.1		
Voltage	V _{OL}	V _{OL}	V _{IH}	0.05	3		0.1		0.1	-	0.1	
		or	0.05	4.5		0.1		0.1		0.1		
		VıL	12	3		0.36		0.44		0.5) v	
	!		24	4.5		0.36		0.44		0.5		
		#, * {	75	5.5				1.65]	
		(50	5.5	_		<u> </u>			1.65		
Input Leakage Current	l _t	V _{cc} or GND		5.5	_	±0.1		±1	_	±1	μΑ	
3-State Leakage Current	łoz	VIH or VIL Vo= Vcc or GND		5.5		±0.5		±5		±10	μΑ	
Quiescent Supply Current, MSI	Icc	V _{cc} or GND	0	5.5	_	8		80		160	μΑ	

[#]Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

^{*}Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

STATIC ELECTRICAL CHARACTERISTICS: ACT Series

						AMBIEN	T TEMPE	RATURE	(T _A) - °	С	
CHARACTERISTI	CS	TEST COM	NDITIONS	V _{cc}	+	25	-40 t	o +85	-55 to	+125	UNITS
		V, (V)	l _o (mA)	(V)	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
High-Level Input Voltage	V _{IH}			4.5 to 5.5	2	_	2	· —	2		V
Low-Level Input Voltage	ViL		•	4.5 to 5.5		0.8		0.8	_	0.8	v
High-Level Output		V _{IH}	-0.05	4.5	4.4	_	4.4		4.4	<u> </u>	
Voltage	V _{OH}	or V _{IL}	-24	4.5	3.94		3.8		3.7]
		#, * {	-75	5.5			3.85	-		[V
		"' ℓ	-50	5.5				_	3.85	_	
Low-Level Output		V _{IH}	0.05	4.5	–	0.1	-	0.1	-	0.1	
Voltage	Vol	or V _{IL}	24	4.5	<u> </u>	0.36	_	0.44		0.5	1 v
		#, * {	75	5.5	_	_	_	1.65	_	_	1
		" '	50	5.5	_				_	1.65	1
Input Leakage Current	ŀı	V _∞ or GND		5.5	_	±0.1	_	±1	_	±1	μΑ
3-State Leakage Current	loz	VIH or VIL Vo= Vcc or GND		5.5	_	±0.5	_	±5	_	±10	μΑ
Quiescent Supply Current, MSI	lcc	V _{cc} or GND	0	5.5	_	8	_	80	_	160	μΑ
Additional Quiescent S Current per Input Pi TTL Inputs High 1 Unit Load		V _{cc} -2.1		4.5 to 5.5		2.4	_	2.8		3	mA

[#]Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.
*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

ACT INPUT LOADING TABLE

INPUT	UNIT LOAD*					
CAB, CBA	1.25					
SAB, SBA	1.2					
OE _{AB}	0.67					
OE _{BA}	1.17					
An, Bn	0.4					

*Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25° C.

PREREQUISITE FOR SWITCHING: AC Series

		V _{cc} (V)	AMBI	ENT TEMPE	RATURE (1	'Y) - °C	
CHARACTERISTICS	SYMBOL		-40 to +85		-55 to +125		UNITS
			MIN.	MAX.	MIN.	MAX.].
Max. Frequency	f _{max}	1.5 3.3* 5†	11 101 143		10 89 125		MHz
Setup Time Data to Clock	tsu	1.5 3.3 5	27 3.1 2.2	=	31 3.5 2.5		ns
Hold Time Data to Clock	t _H	1.5 3.3 5	2 2 2	=	2 2 2		ns
Clock Pulse Data to Clock	tw	1.5 3.3 5	44 4.9 3.5	=	50 5.6 4		ns

*3.3 V: min. is @ 3 V †5 V; min. is @ 4.5 V

SWITCHING CHARACTERISTICS: AC Series; t., t. = 3 ns, CL = 50 pF

			AMBI	ENT TEMPE	RATURE (Γ _Λ) - °C	
CHARACTERISTICS	SYMBOL	V _{cc}	-40	to +85	-55 t	o +125	UNITS
O MAIN TERMOTION	01002	(V)	MIN.	MAX.	MIN.	MAX.	7
Propagation Delays: Store A Data to B Bus Store B Data to A Bus 652 Store A Data to B Bus Store B Data to A Bus 651	tры tры tры tры	1.5 3.3* 5† 1.5 3.3 5	4.8 3.5 4.8 3.5	154 17.1 12.3 154 17.1 12.3	4.7 3.4 - 4.7 3.4	169 18.9 13.5 169 18.9 13.5	ns
A Data to B Bus B Data to A Bus 652	t _{PLH} t _{PHL}	1.5 3.3 5	4 2.8	125 14 10	3.9 2.8	138 15.4 11	ns
A Data to B Bus B Data to A Bus 651	telh tehl	1.5 3.3 5	- 4 2.8	125 14 10	3.9 2.8	138 15.4 11	ns
Select to Data 652	telm tem	1.5 3.3 5	4.3 3.1	136 15.3 10.9	4.2 3	150 16.8 12	ns
Select to Data 651	tplH tpHL	1.5 3.3 5	4.3 3.1	136 15.3 10.9	4.2 3	150 16.8 12	ns
3-State Enabling/ Disabling Time Bus to Output or Register to Output	tezl tezh telz tenz	1.5 3.3 5	5.2 3.5	154 18.4 12.3	5.1 3.4	169 20.2 13.5	ns
Power Dissipation Capacitance	CPD§	_	150	Тур.	150	Тур.	pF
Min. (Valley) During Switching of Other Outputs (Output Under Test Not Switching)	V _{OHV} V _{OHV} See Fig. 1	5	4 Typ. @ 25°C				V
Max. (Peak) During Switching of Other Outputs (Output Under Test Not Switching)	Vol.P See Fig. 1	5	1 Typ. @ 25°C			٧	
Input Capacitance	C ₁			10		10	pF
3-State Output Capacitance	Co	_		15		15	pF

*3 3 V: min, is @ 3.6 V max. is @ 3 V

†5 V: min. is @ 5.5 V max. is @ 4.5 V C_{PD} is used to determine the dynamic power consumption, per package. $P_D = V_{CC}^2 C_{PD} f_i + \Sigma (V_{CC}^2 C_L f_o)$ where $f_i =$ input frequency

f_o = output frequency C_L = output load capacitance

Vcc - supply voltage.

PREREQUISITE FOR SWITCHING: ACT Series

		V _{cc} (V)	AMBI				
CHARACTERISTICS	SYMBOL		-40 t	o +85	-55 to +125		UNITS
		(*/	MIN.	MAX.	MIN.	MAX.	
Max. Frequency	f _{max}	5*	125	_	110	_	MHz
Setup Time Data to Clock	tsu	5	2.2		2.5	_	ns
Hold Time Data to Clock	t _H	5	2	-	2	_	ns
Clock Pulse Width	tw	5	3.9	_	4.5	_	ns

^{*5} V: min. is @ 4.5 V

SWITCHING CHARACTERISTICS: ACT Series; $t_{\rm r},\,t_{\rm f}$ = 3 ns, $C_{\rm L}$ = 50 pF


			AMBI	ENT TEMP	ERATURE (T _A) - °C	
CHARACTERISTICS	SYMBOL	V _{cc} (V)	-40	to +85	-55 t	o +125	UNITS
· · · · · · · · · · · · · · · · · · ·		(v)	MIN.	MAX.	MIN.	MAX.	
Propagation Delays: Store A Data to B Bus Store B Data to A Bus 652	t _{PLH} t _{PHL}	5⁺	4	14.1	3.9	15.5	ns
Store A Data to B Bus Store B Data to A Bus 651	t _{PLH} t _{PHL}	5	4	14.1	3.9	15.5	ns
A Data to B Bus B Data to A Bus 652	t _{PLH} t _{PHL}	5	3.2	11.4	3.1	12.5	ns
Ā Data to B Bus B Data to A Bus 651	t _{PLH} t _{PHL}	5	3.2	11.4	3.1	12.5	ns
Select to Data 652	t _{PLH} t _{PHL}	5	3.7	13.2	3.6	14.5	ns
Select to Data 651	t _{PEH} t _{PHL}	5	4	14.1	3.9	15.5	ns
3-State Enabling/ Disabling Time Bus to Output or Register to Output	tezi. tezh teiz tenz	5	4	14.1	3.9	15.5	ns
Power Dissipation Capacitance	CPO§	_	150	Тур.	150 Typ.		pF
Min. (Valley) During Switching of Other Outputs (Output Under Test Not Switching)	V _{OH} V _{OHV} See Fig. 1	5	4 Typ. @ 25°C			v	
Max. (Peak) During Switching of Other Outputs (Output Under Test Not Switching)	V _{OLP} V _{OLP} See Fig. 1	5	1 Typ. @ 25°C			٧	
Input Capacitance	Cı	-		10	_	10	ρF
3-State Output Capacitance	Со	_	-	15	_	15	ρF

^{*5} V: min. is @ 5.5 V max. is @ 4.5 V

§C_{PD} is used to determine the dynamic power consumption, per package. $P_D = V_{CC}^2 C_{PD} f_i + \sum V_{CC}^2 C_L f_0 + V_{CC} \Delta I_{CC}$ where $f_i = input frequency$

fo = output frequency

C_L = output load capacitance V_{cc} = supply voltage.



- 1. VOHY AND VOLP ARE MEASURED WITH RESPECT TO A GROUND REFERENCE NEAR THE OUTPUT UNDER TEST.

 2. INPUT PULSES HAVE THE FOLLOWING CHARACTERISTICS: PRR © 1 MHZ, \$\frac{1}{2}\$ on \$\frac{1}{2}\$ of \$\scrt{2}\$ of \$\scr
- IC SHOULD BE SOLDERED INTO TEST BOARD AND BYPASSED WITH 0.1 JF CAPACITOR. SCOPE AND PROBES REQUIRE 700-MHz BANDWIDTH.

9205-42406

Fig. 1 - Simultaneous switching transient waveforms.




Fig. 2 - Three-state propagation delay waveforms and test circuit.




Fig. 3 - Propagation delay times.




Fig. 4 - Data setup and hold times.




Fig. 5 - Test circuit.

	CD54/74AC	CD54/74ACT
Input Level	Vcc	3 V
Input Switching Voltage, Vs	0.5 V _{cc}	1.5 V
Output Switching Voltage, Vs	0.5 V _{cc}	0.5 V _{cc}

PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD74AC652M	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC652M96	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC652M96E4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC652M96G4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC652ME4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC652MG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT652EN	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74ACT652ENE4	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74ACT652M	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT652M96	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT652M96G4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT652MG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.




PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2009 In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Jul-2009


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74AC652M96	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
CD74ACT652M96	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

www.ti.com 29-Jul-2009



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
CD74AC652M96	SOIC	DW	24	2000	346.0	346.0	41.0	
CD74ACT652M96	SOIC	DW	24	2000	346.0	346.0	41.0	

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated