

CDG308, CDG309 CDG4308, CDG4309

QUAD MONOLITHIC SPST CMOS/D-MOS ANALOG SWITCHES

ORDERING INFORMATION

Quad SPST Break-before-make		SO-16 Surface Mount Package		Pin c DIP		Pin ic DIP	20-Pin Plastic DIP	
Commercial Temp. Range	_	_	CDG308CJ	CDG309CJ	_	_	_	_
Industrial Temp. Range		_	CDG308BJ	CDG309BJ	CDG308BK	CDG309BK	CDG4308BJ	CDG4309BJ
Ext. Industrial Temp. Range	CDG308DY	CDG309DY	_	_	_	_	-	_
Military Temp. Range				_	CDG308AK	CDG309AK	_	_
Logic '0' < 1.0V Logic '1' > 4.5V	Logic '1' ON	Logic '1' OFF	Logic '1' ON	Logic '1' OFF	Logic '1' ON	Logic '1' OFF	Logic '1' ON	Logic '1' OFF

FEATURES

- High Off Isolation, 68dP @ 10MHz
- Low Insertion Loss, 0.9 x DC @ 100MHz
- Low Channel-to-Channel Cross Talk, -80dB @ 10MHz
- CMOS Compatible Inputs
- Low 'OFF' Leakage
- Industry Standard Pin-Out, CDG308/309

DESCRIPTION


Topaz Semiconductor CMOS/DMOS Analog Switches feature high-speed, low-power CMOS input logic and level translation circuitry and high-speed, low capacitance Lateral D-MOS switches. CMOS and Lateral D-MOS circuitry are fabricated together on a single silicon chip. The CDG4308 and CDG4309 use the same die as CDG308 and CDG309; the extra isolating pin between switch input and output increases isolation by 6dB.


APPLICATIONS

- Glitch-Free Analog Switches
- RF & Video Switches
- Track and Hold Switches
- Sample and Hold Switches

NOTE

All devices contain diodes to protect inputs against damage due to high static voltages or electric fields; however, it is advised that precautions be taken not to exceed the maximum recommended input voltages. All unused inputs must be connected to an appropriate logic voltage level (either V_{DD} or GND).







ABSOLUTE MAXIMUM RATINGS

V-	Negative Supply Voltage20V
V+	Positive Supply Voltage+20V
V_{IN}	Control Input Voltage Range V+ +0.3V,
	V0.3V
L	Continuous Current, any Pin
	Except S or D 20 mA
Is	Continuous Current, S or D 30 mA
Is	Peak Pulsed Current, S or D,
	80µsec, 1%, Duty Cycle 180 mA
T_{J}	Junction Temperature Range55 to +125°C
T_S	Storage Temperature Range55 to +125°C
	Power Dissipation 500 mW

RECOMMENDED OPERATING CONDITIONS

V-	Negative Su	pply Voltage8.0 to -15V
V+	Positive Sup	oply Voltage +8.0 to +15V
VIN	Control Inp	ut Voltage Range 0 to +5V
Vs .	Analog Swit	ch Voltage Range10 to +10V
TOP	Operating T	emperature
	(A Suffix)	55 to +125°C
	(B Suffix)	25 to +85°C
	(C Suffix)	0 to +70°C
	(D Suffix)	-40 to +85°C

ELECTRICAL CHARACTERISTICS (V- = -15V, V+ = +15V per channel unless otherwise noted, T_A = +25°C)


#	# SYMBOL		PARAMETER		MIN	TYP	MAX	UNITS	TEST CONI	DITIONS	
1		VANALOG	Analog Signal Ran	ge	-10		+10	V			
2			Switch ON Resistance			40	80		V _S = -10V		
3		r _{DSioni}				45	80	ohms	V _s = +2.0V		
4	S					100	160		V _S = +10V		
5	T	V _{IH}	High Level Input Voltage			3 4		V			
6	A	VIL	Low Level Input Voltage				1.0	V			
7	T	IIN	Logic Input Leakage Current			0.01	0.1	μΑ	V _{IN} = +5.0V		
8	1	-IN				0.02	0.1	μΑ	V _{IN} = +15V		
9	C	IDIOM	Switch OFF Leakage Current			0.2	5.0	nA	$V_D = +10V$, $V_S = -10V$	CDG309/4309	
10	Istom	I _{S(off)}				0.4	5.0		$V_S = +10V, V_D = -10V$	$V_{IN} = 5.0V$	
11		1-	Neg. Supply Quiescent Current			-0.1	-0.5	μА		CDG308/4308	
12	[+		Pos. Supply Quiescent Current			0.1	0.5	μΑ		$V_{IN} = 1.0V$	
13	_	ton	Switch Turn-On Ti	Switch Turn-On Time		140	250	nSec	V _{IN} = 1.0V CDG308, CDG4308		
14	D	toff	Switch Turn-Off Ti	me		80	220	Hoec	V _{IN} = 5.0V CDG309, CDG4309		
15	N	OIRR	Off Isolation	CDG308/309	60	62		dB	f = 10MHz		
16	A		Rejection Ratio	CDG4308/4309	66	68		UD.	$R_L \approx 50\Omega$		
17	M	CCRR	Cross-Coupling Re	ejection Ratio		80		dB	$f = 10MHz$, $R_L = 50\Omega$		
18		Cd	Drain-Node Capacitance			0.3			VIN = 1.0V CDG308, C	DG4308	
19	C	C ₈	Source-Node Capacitance			3.0		pF	V _{IN} = 5.0V, CDG309, CDG4309		
									$V_D = V_S = 0$, $f = 1MHz$		

ELECTRICAL CHARACTERISTICS (V- = -15V, V+ = +15V, per channel) LIMITS AT TEMPERATURE EXTREMES

#	SYMBOL		PARAMETER		MAX	IMUM @	UNITS	TEST CONDITIONS		
				-55°C	-25°C	+70°C	+85°C	+125°C		
1		Vanalog	Analog Signal Range	±10	±10	±10	±10	±10	V	
2		r _{DS(an)}	Switch On Resistance	80	80	120	120	150	ohms	V _S = -10V
3				80	80	120	120	150		V _S = +2.0V
4	S			160	160	240	240	300		V _S = 10V
5	À		Logic Input Leakage Current	0.1	0.1	1.0	1.0	10	μΑ	V _{IN} = +5.0V
6	T	LIN		0.1	0.1	2.0	2.0	20		V _{IN} = +15V
7	1	I _{DIOFFI}	Switch OFF	5.0	5.0	100	100	1000	пА	V _D = +10V, V _S = -10V
8	С	SIOFFI	Leakage Current	5.0	5.0	100	100	1000		V _S = +10V, V _D = -10V
9		I-	Supply	-0.5	-0.5	-20	-20	-100	μΑ	
10		1+	Quiescent Currents	0.5	0.5	20	20	100		




FUNCTIONAL DIAGRAM (1 of 4 channels)



Switch Contacts:


Switches are bi-directional (Analog Input can be to Source or Drain). However, for optimum performance in Video Applications, connect Input to Source and Output to Drain.


SWITCHING TIMES TEST CIRCUIT



SWITCHING TIMES _VS_ _VS_ SUPPLY VOLTAGES T_A = +25 °C loo 200 215 SUPPLY VOLTAGES (Volta)

OFF ISOLATION TEST CIRCUIT







CHANNEL-TO-CHANNEL CROSSTALK TEST CIRCUIT





SWITCH ON RESISTANCE






SWITCH ON RESISTANCE —VS— FREQUENCY TEST CIRCUIT













DISTORTION -VS- FREQUENCY








POWER SUPPLY REJECTION RATIO POWER SUPPLY DECOUPLING CIRCUIT



By inserting 1K ohm resistors in series with V + and V-power supply lines and decoupling both pins at the device socket, it is possible to improve power supply rejection ratios of a video switch by $50\,\mathrm{dB}$ at frequencies of $20\,\mathrm{MHz}$ and higher.






APPLICATIONS

LOW DISTORTION, RAIL-TO-RAIL ANALOG SWITCH


Features very low distortion for low frequency and large signal applications.



VERY LOW DISTORTION CIRCUIT FOR LOW FREQUENCY AND LARGE SIGNAL APPLICATIONS

This circuit provides very low distortion (< 0.1%) and high off isolation (> 90dB) at signal levels equal to the supply voltage. The signal passes through a T switch configuration and at the same time is modulating the power supply. This modulation maintains a constant on resistance $r_{\text{DS}(\text{On})}$ which in turn reduces the distortion. R5 is for bypassing the power supply and has a typical value of 1K ohm, R4 should be a value that can be accommodated by the signal source as load, R3 is only necessary at loads lower than 100 ohms and should be selected during the initial design of the circuit, C1 has to be large enough for the lowest signal to pass and C2 will have to bypass all signals. R1 and R2 set up the one logic level for the control input and should be set to 5 volts.

LOGIC INVERTER



This circuit provides logic inversion with two resistors and one switch. It does not require additional logic parts. The resistors divide the supply voltage down to a 5 volt level when high and are switched to a low level via the switch. This configuration allows a single pole, single throw switch to be changed into a single pole, double throw switch.