

CDP68HC68W1

CMOS Serial Digital Pulse Width Modulator

March 1998

Features

- Programmable Frequency and Duty Cycle Output
- Serial Bus Input; Compatible with Motorola/Intersil SPI Bus, Simple Shift-Register Type Interface
- 8 Lead PDIP Package
- Schmitt Trigger Clock Input
- 4V to 6V Operation, -40°C to 85°C Temperature Range
- 8MHz Clock Input Frequency

Pinout

CDP68HC68W1



Description

The CDP68HC68W1 modulates a clock input to supply a variable frequency and duty-cycle output signal. Three 8-bit registers (pulse width, frequency and control) are accessed



CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2002. All Rights Reserved

Absolute Maximum Ratings

Operating Conditions

T_A = Full Package Temperature Range (All Package Types)

Thermal Information

Thermal Resistance (Typical, Note 1)	θ _{JA} (^o C/W)
PDIP Package	. 99
Device Dissipation Per Output Transistor	
Maximum Storage Temperature Range (T _{STG})	-65 ⁰ C to 150 ⁰ C
Maximum Lead Temperature (During Soldering)	
At Distance 1/16 \pm 1/32 in. (1.59 \pm 0.79mm)	
From Case for 10s Max	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS				
CDP68HC68W1 , $V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$									
DC Operating Voltage Range	-	4	-	6	V				
Input Voltage Range (Except V _T Pin)	V _{IH}	0.7•V _{DD}	-	V _{DD} +0.3V	V				
	VIL	-0.3	-	0.3•V _{DD}	V				
V _T Pin Output Voltage Threshold	V _{IT}	0.4	-	0.15•V _{DD}	V				
Device Current in "Power Down" Mode, Clock Disabled	I _{PD}	-	-	1	μΑ				
Low Level Output Voltage (I _{OL} = 1.6mA)	V _{OL}	-	-	0.4	V				
High Level Output Voltage (I _{OH} = -1.6mA)	V _{OH}	V _{DD} - 0.4V	-	-	V				
Input Leakage Current	I _{IN}	-	-	±1	μΑ				
Operating Device Current (f _{CLK} = 1MHz)	I _{OPER}	-	-	1	mA				
Clock Input Capacitance (V _{IN} = 0V, f _{CLK} = 1MHz, T _A = 25 ^o C)	C _{IN}	-	-	10	pF				

Control Timing

PARAMETER	SYMBOL	MIN	MAX	UNITS				
CDP68HC68W1 , $V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$								
Clock Frequency	F _{CLK}	DC	8.0	MHz				
Cycle Time	^t CYC	-	-	ns				
Clock to PWM Out	t _{PWMO}	-	125	ns				
Clock High Time	^t CLKH	50	-	ns				
Clock Low Time	^t CLKL	50	-	ns				
Rise Time (20% V_{DD} to 70% V_{DD})	^t R	-	100	ns				
Fall Time (70% $V_{\mbox{\scriptsize DD}}$ to 20% $V_{\mbox{\scriptsize DD}})$	t _F	-	100	ns				

SPI Interface Timing

PARAMETER	SYMBOL	MIN	МАХ	UNITS					
CDP68HC68W1, $V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$									
Serial Clock Frequency	fscк	DC	2.1	MHz					
Cycle Time	tSCYC	480	-	ns					
Enable Lead Time	t _{ELD}	240	-	ns					
Enable Lag Time	t _{ELG}	-	200	ns					
Serial Clock (SCK) High Time	t _{SH}	190	-	ns					
Serial Clock (SCK) Low Time	t _{SL}	190	-	ns					
Data Setup Time	^t DSU	100	-	ns					
Data Hold Time	^t DHD	100	-	ns					
Fall Time (70% V _{DD} to 20% V _{DD} , C_L = 200pF)	^t SCKF	-	100	ns					
Rise Time (20% V _{DD} to 70% V _{DD} , C_L = 200pF)	^t SCKR	-	100	ns					



FIGURE 1. PWM TIMING







Introduction

The digital pulse width modular (DPWM) divides down a clock signal supplied via the CLK input as specified by the control, frequency, and pulse width data registers. The resultant output signal, with altered frequency and duty cycle, appears at the output of the device on the PWM pin.

Functional Pin Description

$V_{\mbox{\scriptsize DD}}$ and $V_{\mbox{\scriptsize SS}}$

These pins are used to supply power and establish logic levels within the PWM. V_{DD} is a positive voltage with respect to V_{SS} (ground).

CLK

The CLK pin is an input only pin where the clock signal to be altered by the PWM circuitry is supplied. This is the source of the PWM output. This input frequency can be internally divided by either one or two, depending on the state of the CD bit in the control register.

CS

The CS pin is the chip select input to the PWM's SPI interface. A high-to-low (1 to 0) transition selects the chip. A lowto-high (0 to 1) transition deselects the chip and transfers data from the shift registers to the data registers.

VT

The VT pin is the input to the voltage threshold comparator on the PWM. An analog voltage greater than 0.75V (at V_{DD} = 5V) on this pin will immediately cause the PWM output to go to logic "0". This will be the status until the V_T input is returned to a voltage below 0.4V, the W1 is deselected, and then one or more of the data registers is written to.

An analog voltage on this pin less than 0.75V (at V_{DD} = 5V) will allow the device to operate as specified by the values in the registers.

DATA

Data input at this pin is clocked into the shift register (i.e., latched) on the rising edge of the serial clock (SCK), most significant bits first.

SCK

The SCK pin is the serial clock input to the PWM's SPI interface. A rising edge on this pin will shift data available at the (DATA) pin into the shift register.

PWM

This pin provides the resultant output frequency and pulse width. After V_{DD} power up, the output on this pin will remain a logic "0", until the chip is selected, 24 bits of information clocked in, and the chip deselected.

Functional Description

Serial Port

Data are entered into the three DPWM registers serially through the DATA pin, accompanied by a clock signal applied to the SCK. The user can supply these serial data via shift register(s) or a microcontroller's serial port, such as the SPI port available on most CDP68HC05 microcontrollers. Microcontroller I/O lines can also be used to simulate a serial port.

Data are written serially, most significant bit first, in 8, 16 or 24-bit increments. Data are sampled and shifted into the PWMs shift register on each rising edge of the SCK. The serial clock should remain low when inactive. Therefore, when using a 68HC05 microcontroller's SPI port to provide data, program the microcontroller's SPI control register bits CPOL, CPHA to 0, 0.

The CDP68HC68W1 latches data words after device deselection. Therefore, \overline{CS} must go high (inactive) following each write to the W1.

Power-Up Initialization

Upon V_{DD} power up, the output of the PWM chip will remain at a low level (logic zero) until:

- 1. The chip is selected (\overline{CS} pin pulled low).
- 2. 24-bit of information are shifted in.
- 3. The chip is deselected (\overline{CS} pin pulled high).

The 24-bits of necessary information pertain to the loading of the PWM 8-bit registers, in the following order:

- 1. Control register
- 2. Frequency register
- 3. Pulse width register

See section entitled **Pulse Width Modulator Data Regis***ters* for a description of each register. Once initialized, the specified PWM output signal will appear until the device is reprogrammed or the voltage on the V_T pin rises above the specified threshold. Reprogramming the device will update the PWM output after the end of the present output clock period.

Reprogramming Shortcuts

After the device has been fully programmed upon power up, it is only necessary to input 8 bits of information to alter the output pulse width, or 16 bits to alter the output frequency.

Altering the Pulse Width: The pulse width may be changed by selecting the chip, inputting 8 bits, and deselecting the chip. By deselecting the chip, data from the first 8-bit shift register are latched into the pulse width register (PWM register). The frequency and control registers remain unchanged. The updated PWM information will appear at the output only after the end of the previous total output period.

Altering the Frequency: The frequency can be changed by selecting the chip, inputting 16 bits (frequency information

followed by pulse width information), and deselected the chip. Deselection will transfer 16 bits of data from the shift register into the frequency register and PW register. The updated frequency and PW information will appear at the PWM output pin only after the end of the previous total output period.

Altering the Control Word: Changing the clock divider and/or power control bit in the CDPHC68W1 control register requires full 24-bit programming, as described under Power Up Initialization.

Pulse Width Modulator Data Registers

Byte 1: Control Register

7	6	5	4	3	2	1	0
0	0	0	0	0	0	PC	CD

B7-B2 Unused; "don't care".

- B2, PC Power Control Bit. If this bit is a "0", the chip will remain in the active state. If the bit is set to a "1", internal clocking and the voltage comparator (VT) circuit and voltage reference will be disabled. Thus the chip will enter a low current drain mode. The chip may only reenter the active mode by clearing this bit and clocking in a full 24 bits of information.
- B0, CD Clock Divider Bit. If this bit is a "0", the chip will set internal clocking (CLK) at a divide-by-one rate with respect to the (CLK). If this bit is set to "1", the internal clocking will be set to divide-by-2 state.

Byte 2: Frequency Data Register

7	6	5	4	3	2	1	0
PWM Frequency Register							

B7-B0 This register contains the value that will determine the output frequency or total period by:

$$F_{OUT} = \frac{F_{IN}}{(N+1)(CD+1)}$$

F_{OUT} = resultant PWM output frequency

FIN = the frequency of input CLK

n = value in frequency register

CD = value of clock divider bit in control register.

For a case of n (binary value in frequency register) equal to 5, CD (clock divider) = 0 (divide-by-1), the PWM output will be a frequency 1/6 that of the input clock (CLK). Likewise, the output clock period will be equal to 6 input CLK periods.

Byte 3: Pulse Width Data Register

7	6	5	4	3	2	1	0
Pulse Width Data Register							

B7-B0 This register contains the value that will determine the pulse width or duty cycle (high duration) of the output PWM waveform.

PW = (N+1) (CD+1)

PW = Pulse width out as measured in number of input CLK periods.

CD = Value of clock divider bit in control register.

N = Value in PW register.

For a case of n (binary value in PW register) equal to 3 and CD (clock divider) = 0 (divide-by-1), the output will be 4 input clock periods of a high level followed by the remaining clocks of the total period which will be a low level.

Assuming the frequency register contains a value of 5, the resultant PWM output would be high for 4 CLK periods, low for 2.

Using the CDP68HC68W1

Programming the CDP68HC68W1

- 1. Select chip
- 2. Write to control register
- 3. Write to frequency register
- 4. Write to pulse width register
- 5. Deselect chip

NEXT - TO then alter the pulse width

- 1. Select chip
- 2. Write to pulse width register*
- 3. Deselect chip

OR - To then alter the frequency (and possibly PW):

- 1. Select chip
- 2. Write to frequency register*
- 3. Write to pulse width register*
- 4. Deselect chip

NOTE: All writes use 8-bit words

Example

when CD = 0,

When CD=0, frequency register = 4, pulse width register = 1; output = high for 2 input CLK periods, low for 3;

1. Select chip

2. Then write (most significant bit first) to the control, the frequency, and pulse width registers (control = 00, frequency = 04, PW = 1)

3. Deselect the chip

New pulse width out begins and PWM goes high when \overline{CS} is raised after last SCK pulse (assuming no previous time-out). PWM then toggles on falling CLK edges.

Resulting output waveform: Control = 00 = Divide-by-1, frequency = 4;

PW = 1: (1 + 1) (0 + 1) = 2 CLKs high time.

CDP68HC68W1 Application Example

The following example was written for a system which has the CDP68HC68W1 connected to the SPI bus of a CDP68HC05C8B microcontroller. The program sets the W1 to run a divide by 200 frequency with a duty cycle of 30% by writing to the Control Register, the Frequency Data Register, and the Pulse Width Data Register. The frequency and pulse width are then modified. Finally the pulse width is modified without changing the frequency. The program was assembled using the Intersil HASM 3.0 assembler.

 $Frequency = \frac{INPCLK}{(04+1)(0+1)} = \frac{INPCLK}{5}$

68HC05 Assemble Filename: W1.L Source Created:01	LST
00006 00007	* Date: Thursday, January 8, 1998
00008 00009 00010 00011 00012	* Partial Map of CDP68HC05C8B Hardware Registers
00013 0000 00014 0000 00015 0001 00016 0002 00017 0003 00018 0004 00019 0005 00020 0006 00021 0007 00023 \$0006 00024 \$0004 00025 000B 00026 \$0007 00027 000C 00028 \$000C	Section Registers, \$0000 PortA ds 1 ;Port A PortB ds 1 ;Port B PortC ds 1 ;Port C DDRA ds 1 ;Port D DDRA ds 1 ;Port A Data Direction Register DDRB ds 1 ;Port A DDR DDRC ds 1 ;Port C DDR _Free1 ds 3 ;three unused locations SPCR ds 1 ;SPI Control Register 6 SPE equ 6 ;SPI Enable bit 4 MSTR equ 4 ;SPI Master Mode bit SPSR ds 1 ;SPI Status Register 7 SPIF equ 7 ;SPI Flag bit for ANDs, CMPs, etc. SPDR ds 1 ;SPI Data Register
00029 00030	* CDP68HC68W1 Constants
00034 \$0002 = 00035 \$0001 = 00036	0 W1 equ 0 ;W1 is connected to bit 0 of Port A 2 W1_PC equ 2 ;Power Control: 1 = power down 1 W1_CD equ 1 ;Clock Divider: 1 = divide by 2
00037 00038 00039 00040	* Main Routines
00041 00042 0100	Section Code, \$0100
00043 00044* [6] 0100 A	AD37 jsr Init_W1 ;turn on PA0
00045 00046 [5] 0102 1 ⁻ 00047* [6] 0104 A 00048 00049	Set200_30 100 bclr W1,PortA ;select W1 (CE is active low) AD28 jsr Set_SPI_Mode ;Setup the 68HC05 SPI control ;to talk to the W1

******* Set Up Control, Frequency, and Pulse Width 00050 00051 00052 SendCommands 00053 [2] 0106 A601 00054 [6] 0108 AD29 00055 [2] 010A A663 00056* [6] 010C AD25 00057 [2] 010E A61D #W1 CD ;set divide by two clock on W1 lda SPI_xmit jsr #99 ĺda ;set frequency to divide by 2000 SPI_xmit jsr #29 Ída ;set pulse width to 30% duty cycle 00058* [6] 0110 AD21 00059 SPI_xmit jsr 00060 DeselectW1_1 00061 [5] 0112 1000 W1,PortA :deselect the W1 which loads registers bset ; with values transmitted 00062 00063 00064 00065 Here the CDP68HC05C8B would generally 00066 attend to other processing issues 00067 00068 ******* Modify Frequency and Pulse Width 00069 W1,PortA ;select W1 (CE is active low) Set_SPI_Mode ;Setup the CDP68HC05 SPI Control.... ;to talk to the W1 00070 00071 [5] 0114 1100 W1,PortA bclr 00072* [6] 0116 AD16 jsr 00073 00074 SendCommands2 00075 [2] 0118 A631 00076* [6] 011A AD17 00077 [2] 011C A609 00078* [6] 011E AD13 ;set frequency to divide by 100 (the ;divide by 2 is still in effect) ;set pulse width to 20% duty cycle #49 lda SPI_xmit jsr #9 lda SPI_xmit jsr 00079 DeselectW1 2 00080 00081 [5] 0120 1000 W1,PortA ;deselect the W1 which loads registers bset 00082 00083 00084 Here the CDP68HC05C8B would again 00085 attend to other processing issues 00086 00087 00088 ****** Modify Pulse Width 00089 00090 [5] 0122 1100 00091* [6] 0124 AD08 ;select W1 (CE is active low) bclr W1,PortA Set_SPI_Mode ;Setup the 68HC05 SPI control... ;to talk to the W1 jsr 00092 00093 SendCommands3 00094 [2] 0126 A611 00095* [6] 0128 AD09 #17 ;set pulse width to 38% duty cycle lda jsr SPI_xmit 00096 00097 DeselectW1 3 00098 [5] 012A 1000 W1.PortA ;deselect the W1 which loads registers bset 00099 ;with values transmitted 00100 Finish 00101 [3] 012C 20FE * bra ;loop forever 00102 ***** 00103 * Common Subroutines 00104 **** 00105 00106 00107 012E Section Subroutines, * 00108 00109 Set SPI Mode 00110 [2] 012E A650 00111 [4] 0130 B70A 00112 [6] 0132 81 #(2!SPE+2!MSTR) ;Enable SPI as a Master with lda sta SPCR ;CPHA=CPOL=0, rts SPI_Xmit 00113 00114 [4] 0133 B70C 00115 SPI_wait sta SPDR ;send A to SPI device 00116 [5] 0135 0F0BFD 00117 [6] 0138 81 brclr SPIF,SPSR,SPI_wait ;wait until transmit complete rts 00118 00119 Init_W1 00120 [5] 0139 1000 00121 [5] 013B 1004 bset W1.PortA :disable the W1 (CE is active low) ;by activating PA0 as a high bset W1,DDRA

Dual-In-Line Plastic Packages (PDIP)



NOTES:

- 1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- 6. E and $|e_A|$ are measured with the leads constrained to be perpendicular to datum |-C-|.
- 7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
- 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E8.3 (JEDEC MS-001-BA ISSUE D) 8 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INC	HES	MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
С	0.008	0.014	0.204	0.355	-
D	0.355	0.400	9.01	10.16	5
D1	0.005	-	0.13	-	5
E	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
е	0.100	BSC	2.54	BSC	-
e _A	0.300	BSC	7.62	7.62 BSC	
е _В	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
Ν	8	3	8		9

Rev. 0 12/93

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com