

## CGS74B303 Octal Divide-by-2 Skew Clock Driver

## **General Description**

These minimum skew clock drivers are designed for high frequency Clock Generation and Support (CGS) applications. These devices are ideal for duty cycle recovery applications with internal frequency divide-by-2 circuitry. The devices guarantee minimum output skew across the outputs of a given device. Skew parameters are also provided as a means to measure duty cycle requirements as those found in high speed clocking systems.

## **Functional Description**

The CGS74B303 contains eight flip-flops designed to have low skew between outputs. The eight outputs (six in-phase with CLK and two out-of-phase) toggle on successive CLK pulses. PRE and CLR inputs are provided to set Q and  $\overline{Q}$ outputs high or low independent of CLK pin.

## Ordering Code: See Section 5

## Logic Diagram



	Pin Assig or DIP an	
03 -		16 - 0 <sub>2</sub>
04 -	2	15 — 0 <sub>1</sub>
GND -	3	14 - CLR
GND —	4	13 - V <sub>CC</sub>
GND —	5	12 - V <sub>CC</sub>
0 <sub>5</sub> —	6	11 - CLK
0 <sub>6</sub> —	7	10 - PRE
ō, -	8	9 — 0 <sub>8</sub>
		TL/F/10966-

## **Pin Description**

Pin Names	Description
CLK	Clock Input
O1-O8	Outputs
PRE	Preset
CLR	Clear

### Features

- Clock Generation and Support (CGS) Devices ideal for high frequency signal generation or clock distribution applications
- CGS74B version features National's Advanced Bipolar FAST™ LSI process
- 1 ns pin-to-pin output skew
- Specification for transition skew to meet duty cycle requirements
- Current sourcing 24 mA and current sinking of 48 mA
- Low dynamic power consumption above 20 MHz
- Guaranteed 4 kV ESD protection

#### **Connection Diagrams Pin Assignment** for 28-Pin PCC NC OS NC GND GND GND NC 11 10 9 8 7 6 5 MANAN 0% 12 13 14 15 16 17 NC 15 16 NC 17 <u>م</u> ا SI NC 203 ы 🗖 нс CGS74B303 28 02 27 NC NC 17 PRE 18 26 0 19 20 21 22 23 24 25 CLK NC VCC VCC VCC NC CLR TL/F/10966-2

## Truth Table

-	Inputs		Outputs			
CLR	PRE	CLK	01-05 07-0			
L	н	х	L	н		
н	L	Х	н	L		
L	L	Х	L*	L•		
н	н	1	Q	Q		
н	н	L	Q	ā		

•This state will not persist when CLR/PRE returns to high.

## Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )				7.0V
Input Voltage (V <sub>I</sub> )				7.0V
Operating Free	74B303		0°C to	+ 70°C
Air Temperature	64B303	-4	0°C to	+85°C
Storage Temperature Range		-65	°C to +	150°C
Typical $ heta_{JA}$			303/30	04/305
Airflow (LFM)	0	225	500	
Plastic (N) Package	95	70	60	°C/W
Jedec SOIC (M) Package	118	96	86	°C/W
PCC (V) Package	69	53	45	°C/W

# Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	4.5V to 5.5V
High Level Input Voltage (V <sub>IH</sub> )	2V
Low Level Input Voltage (VIL)	0.8V
High Level Output Current (I <sub>OH</sub> )	-24 mA
Low Level Output Current (IOL)	48 mA
Free Air Operating Temperature (T <sub>A</sub> )	0 to 70°C

NOTE: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the DC and AC Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions will define the conditions for actual device operation.

## DC Electrical Characteristics CGS74/64B303/304/305

Over recommended operating free air temperature range. All typical values are measured at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

Symbol	Parameter	Con	ditions	Min	Тур	Max	Unit
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = 4.5 V_{\rm r} I_{\rm I}$	= -18 mA			-1.2	v
V <sub>OH</sub>	High Level Output Voltage	$I_{OH} = -2 \text{ mA}$	$V_{\rm CC}=4.5V$	V <sub>CC</sub> – 2			v
		$I_{OH} = 24 \text{ mA},$	V <sub>CC</sub> = 4.5V	2.0			•
V <sub>OL</sub>	Low Level Output Voltage	$V_{\rm CC} = 4.5 V, I_{\rm C}$	<sub>DL</sub> = 48 mA		0.35	0.5	v
l <u>i</u>	Input Current @ Max Input Voltage	$V_{\rm CC} = 5.5 V, V$	' <sub>IH</sub> = 7V			0.1	m A
liH	High Level Input Current	V <sub>CC</sub> = 5.5V, V			20	μA	
l <sub>IL</sub>	Low Level Input Current	$V_{\rm CC} = 5.5 V_{\rm r} V_{\rm cc}$		-0.1	-0.50	mA	
1 <sub>0</sub>	Output Drive Current	$V_{CC} = 5.5V, V_0 = 2.25V$		- 50		- 150	mA
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs High		27	60	mA
	303		Outputs Low		45	60	mA
I <sub>CC</sub>	Supply Current	$V_{CC} = 5.5V$	Outputs High		20	30	mA
	304		Outputs Low		42	55	mA
lcc	Supply Current	$V_{\rm CC} = 5.5 V$	Outputs High		35	45	mA
	305		Outputs Low		42	55	mA
CIN	Input Capacitance	$V_{\rm CC} = 5V$			5		pF

## **AC Electrical Characteristics**

Over recommended operating free air temperature range. All typical values are measured at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Symbol	Parameter		V <sub>CC</sub> T <sub>A</sub> ≡ CL	CGS74B3 = 4.5V to = 0°C to + = 0 pF-5 RL = 500	o 5.5V ⊦ 70°C i0 pF	V <sub>CC</sub> T <sub>A</sub> = CL	CGS64B30 = 4.5V to - 40°C to = 0 pF-5 RL = 500	5.5V +85°C 0 pF	Units
		Min	Тур	Max	Min	Тур	Max		
fMAX	Maximum Input Frequency		110			100			MHz
t <sub>PLH</sub> ,	Propagation Delay CK(n) to On	M, N	4		8	4		8	ns
t <sub>PHL</sub>		v	4		8.5	4		9	115
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay PRE/CLR		3		12	3		12	ns
tsu	Set Up Time before CLK		5			5			ns
tw	CLK HI CLK LO CLR/PRE		4 4 4			4 4 4			ns

## **Extended AC Electrical Characteristics**

Over recommended operating free air temperature range. All typical values are measured at V<sub>CC</sub> = 5V,  $T_A = 25^{\circ}C$ .

Symbol	Parameter			CGS74B303			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$			Units
			V <sub>CC</sub> • (V)	$V_{CC} = 4.5V \text{ to } 5.5V \\ T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C} \\ C_L = 0 \text{ pF} -50 \text{ pF} \\ R_L = 500\Omega$						
				Min	Тур	Max	Min	Тур	Max	
<sup>t</sup> oshl Q	Maximum Skew Common Edge Output-to-Output Variation (Note 1)		5.0		0.5	1.0		0.5	1.0	ns
toslh Q	Maximum Skew Common Edge Output-to-Output Variation (Note 1)		5.0		0.5	1.0		0.5	1.0	ns
toshl Q	Maximum Skew Common Edge	M, N	5.0		0.3	0.6		0.3	0.6	ns
	Output-to-Output Variation (Note 1)	v			0.3	0.75		0.3	0.75	
toslh a	Maximum Skew Common Edge	M, N	5.0		0.3	0.6		0.3	0.6	ns
	Output-to-Output Variation (Note 1)	v			0.3	0.75		0.3	0.75	
toslh/HL Q,₫	Maximum Skew Common Edge Output-to-Output Variation (Note 1)		5.0		1.0	1.6		1.0	1.75	ns
tps Q	Maximum Skew Pin (Signal) Transition Variation (Note 1)		5.0			1.0			1.2	ns
t <sub>rise</sub> , t <sub>fall</sub>	Rise/Fall Time (from 0.8V/2.0V to 2.0V/0.8V) 0 pF–30 pF Loads		5.0		1.1 0.9	2.0 2.0		1.1 0.9	2.0 2.0	ns

\*Voltage Range 5.0 is 5.0V ±0.5V

Note 1: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (t<sub>OSH</sub>) or LOW to HIGH (t<sub>OSLH</sub>) or in opposite directions both HL and LH (t<sub>OST</sub>). Parameters t<sub>OST</sub> and t<sub>PS</sub> guaranteed by design.

Note 2: This device is sensitive to noise due to the large transient currents which occur during multiple switching of the eight outplus. V<sub>VV</sub> by-pass capacitor(s), chip types, must be placed as closely as possible to the V<sub>CC</sub> pin.

303



• Refer to Minimum Skew Parameters Measurement Information Chart for definitions of each skew specification.

• All input pulses are from 3.5V to 0.3V with rise and fall times of 2.0 ns.

• Load capacitance includes the test jig.

303