



COP210C/COP211C Single-Chip CMOS Microcontrollers

General Description

The COP210C and COP211C fully static, single-chip CMOS microcontrollers are members of the COPSM family, fabricated using double-poly, silicon-gate CMOS technology. These controller-oriented processors are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture, and I/O scheme designed to facilitate keyboard input, display output, and BCD data manipulation. The COP211C is identical to the COP210C but with 16 I/O lines instead of 20. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized controller-oriented processor at a low end-product cost.

The COP404C should be used for exact emulation.

Features

- Lowest power dissipation (500 μ W typical)
- Low cost
- Power-saving HALT mode with Continue function
- Powerful instruction set
- 512 x 8 ROM, 32 x 4 RAM
- 20 I/O lines (COP210C)
- Two-level subroutine stack
- DC to 4.4 μ s instruction time
- Single supply operation (4.5V to 5.5V)
- General purpose and TRI-STATE[®] outputs
- Internal binary counter register with MICROWIRE[™] compatible serial I/O
- LSTTL/CMOS compatible in and out
- Software/hardware compatible with other members of the COP400 family
- Military temperature (-55°C to $+125^{\circ}\text{C}$) devices

Block Diagram




FIGURE 1. COP210C

TL/DD/8444-1

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Maximum Allowable Voltage	$V_{CC} = 6V$
Voltage at Any Pin	$-0.3V$ to $V_{CC} + 0.3V$
Total Allowable Source Current	25 mA
Total Allowable Sink Current	25 mA
Maximum Allowable Power Consumption	150 mW

Operating Temperature Range	-55°C to $+125^{\circ}\text{C}$
Storage Temperature Range	-65°C to $+150^{\circ}\text{C}$
Lead Temperature (Soldering, 10 sec.)	300°C

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ unless otherwise specified

Parameter	Conditions	Min	Max	Units
Operating Voltage		4.5	5.5	V
Supply Current (Note 1)	$V_{CC} = 5.0V$, $t_c = \text{Min}$ (t_c is instruction cycle time)		4	mA
Power Supply Ripple (Notes 3, 4)	Peak to Peak		0.25	V
HALT Mode Current (Note 2)	$V_{CC} = 5.0V$, $F_{IN} = 0 \text{ kHz}$		120	μA
Input Voltage Levels				
RESET, CKI				
Logic High		$0.9 V_{CC}$	$0.1 V_{CC}$	V
Logic Low				V
All Other Inputs				
Logic High		$0.7 V_{CC}$		V
Logic Low			$0.2 V_{CC}$	V
Hi-Z Input Leakage		-10	+10	μA
Input Capacitance (Note 4)			7	pF
Output Voltage Levels				
LSTTL Operation	Standard Outputs (except CKO)			
Logic High	$V_{CC} = 5.0V \pm 10\%$	2.7		V
Logic Low	$I_{OH} = -100 \mu\text{A}$		0.6	V
CMOS Operation	$I_{OL} = 400 \mu\text{A}$			V
Logic High	$I_{OH} = -10 \mu\text{A}$	$V_{CC}-0.2$		V
Logic Low	$I_{OL} = 10 \mu\text{A}$		0.2	V
Allowable Sink/Source Current per Pin (Note 5)			5	mA
CKO Current Levels (As Clock Out)				
Sink	$CKI = V_{CC}$, $V_{OUT} = V_{CC}$	0.2		mA
<div style="text-align: right;">÷ 4</div>		0.4		mA
<div style="text-align: right;">÷ 8</div>		0.8		mA
<div style="text-align: right;">÷ 16</div>				mA
Source	$CKI = 0V$, $V_{OUT} = 0V$	-0.2		mA
<div style="text-align: right;">÷ 4</div>		-0.4		mA
<div style="text-align: right;">÷ 8</div>		-0.8		mA
<div style="text-align: right;">÷ 16</div>				mA
Allowable Loading on CKO (as HALT I/O pin)			50	pF
Current Needed to Override HALT (Note 6)				
To Continue	$V_{IN} = 0.2 V_{CC}$		2.0	mA
To Halt	$V_{IN} = 0.7 V_{CC}$		3.0	mA
TRI-STATE or Open Drain Leakage Current		-10	+10	μA

Note 1: Supply Current is measured after running for 2000 cycle times with a square-wave clock on CKI, CKO open, and all other pins pulled up to V_{CC} with 5k resistors. See current drain equation.

Note 2: The HALT mode will stop CKI from oscillating in the RC and crystal configurations. Test conditions: all inputs tied to V_{CC} , L lines in TRI-STATE mode and tied to ground, all other outputs low and tied to ground.

Note 3: Voltage change must be less than 0.25V in a 1 ms period.

Note 4: This parameter is only sampled and not 100% tested. Variation due to the device included.

Note 5: SO Output sink current must be limited to keep V_{OL} less than $0.2 V_{CC}$.


Note 6: When forcing HALT, current is only needed for a short time (approximately 200 ns) to flip the HALT flip-flop.

AC Electrical Characteristics $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ unless otherwise specified

Parameter	Conditions	Min	Max	Units
Instruction Cycle Time (t_c)		4.4	DC	μs
Operating CKI Frequency	$\div 4$ mode $\div 8$ mode $\div 16$ mode	DC DC DC	0.9 1.8 3.6	MHz MHz MHz
Instruction Cycle Time RC Oscillator (Note 4)	$R = 30k \pm 5\%$ $C = 82 \text{ pF} \pm 5\%$ ($\div 4$ Mode)	6	18	μs
Inputs (See Figure 3) t_{SETUP} (Note 4)	$\left. \begin{array}{l} \text{G Inputs} \\ \text{SI Input} \\ \text{All Others} \end{array} \right\} V_{\text{CC}} \geq 4.5\text{V}$	$t_c/4 + 0.8$		μs
t_{HOLD}		0.33		μs
		1.9		μs
		0.40		μs
Output Propagation Delay $t_{\text{PD1}}, t_{\text{PD0}}$	$V_{\text{OUT}} = 1.5\text{V}, C_L = 100 \text{ pF}, R_L = 5k$		1.4	μs

Connection Diagrams

S.O. Wide and DIP




TL/DD/8444-2

Order Number COP211C-XXX/D,
See NS Hermetic Package Number D20A

Order Number COP211C-XXX/N,
See NS Molded Package Number N20A

Order Number COP211C-XXX/WM
See NS Surface Mount Package Number M20B

S.O. Wide and DIP



TL/DD/8444-3

Order Number COP210C-XXX/D,
See NS Hermetic Package Number D24C

Order Number COP210C-XXX/N,
See NS Molded Package Number N24A


Order Number COP210C-XXX/WM
See NS Surface Mount Package Number M24B

Pin Descriptions

Pin	Description
L7-L0	8-bit bidirectional I/O port with TRI-STATE
G3-G0	4-bit bidirectional I/O port (G2-G0 for 20-pin package)
D3-D0	4-bit general purpose output port (D1-D0 for 20-pin package)
SI	Serial input (or counter input)
SO	Serial output (or general purpose output)

Pin	Description
SK	Logic-controlled clock (or general purpose output)
CKI	System oscillator input
CKO	Crystal oscillator output, or HALT mode I/O port (24-pin package only)
RESET	System reset input
VCC	System power supply
GND	System Ground

FIGURE 2



TL/DD/8444-4

FIGURE 3. Input/Output Timing Diagrams (Divide-by-8 Mode)

Functional Description

A block diagram of the COP210C is given in *Figure 1*. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1"; when a bit is reset, it is a logic "0".

PROGRAM MEMORY

Program memory consists of a 512-byte ROM. As can be seen by an examination of the COP210C/211C instruction set, these words may be program instructions, program data, or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID, and LQID instructions, ROM must often be thought of as being organized into 8 pages of 64 words (bytes) each.

ROM ADDRESSING

ROM addressing is accomplished by a 9-bit PC register. Its binary value selects one of the 512 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 9-bit binary count value. Two levels of subroutine nesting are implemented by two 9-bit subroutine save registers, SA and SB.

ROM instruction words are fetched, decoded, and executed by the instruction decode, control and skip logic circuitry.

DATA MEMORY

Data Memory consists of a 128-bit RAM, organized as four data registers of 8 x 4-bit digits. RAM addressing is implemented by a 6-bit B register whose upper two bits (Br) selects one of four data registers and lower three bits of the 4-bit Bd select one of eight 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) are usually loaded into or from, or exchanged with, the A register (accumulator), they may also be loaded into the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the XAD 3, 15 instruction. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.


The most significant bit of Bd is not used to select a RAM digit. Hence, each physical digit of RAM may be selected by two different values of Bd as shown in *Figure 4*. The skip condition for XIS and XDS instructions will be true if Bd changes between 0 to 15, but *not* between 7 and 8 (see Table III).

INTERNAL LOGIC

The internal logic of the COP210C/211C is designed to ensure fully static operation of the device.

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Bd portion of the B register, to load four bits of the 8-bit Q latch data and to perform data exchanges with the SIO register.

The 4-bit adder performs the arithmetic and logic functions of the COP210C/211C, storing its results in A. It also outputs the carry information to a 1-bit carry register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description below.)



TL/DD/8444-5

FIGURE 4. RAM Digit Address to Physical RAM Digit Mapping

The G register contents are outputs to four general purpose bidirectional I/O ports.

The Q register is an internal, latched, 8-bit register, used to hold data loaded from RAM and A, as well as 8-bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction.)

The eight L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and RAM.

The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter, depending upon the contents of the EN register. (See EN register description below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. With SIO functioning as a serial-in/serial-out shift register and SK as a sync clock, the COP210C/211C is MICROWIRE compatible.

The D register provides four general purpose outputs and is used as the destination register for the 4-bit contents of Bd.

The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK is a sync clock, inhibited when SKL is a logic "0".

The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN3-EN0).

1. The least significant bit of the enable register, EN0, selects the SIO register as either a 4-bit shift register or as a 4-bit binary counter. With EN0 set, SIO is an asynchronous binary counter, *decrementing* its value by one upon each low-going pulse ("1" to "0") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN3. With EN0 reset, SIO is a serial shift register, shifting left each instruction cycle time. The data present at SI is shifted into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each instruction cycle time. (See 4, below.) The SK output becomes a logic-controlled clock.

Functional Description (Continued)

TABLE I. Enable Register Modes — Bits EN0 and EN3

EN0	EN3	SIO	SI	SO	SK
0	0	Shift Register	Input to Shift Register	0	If SKL = 1, SK = clock If SKL = 0, SK = 0
0	1	Shift Register	Input to Shift Register	Serial out	If SKL = 1, SK = clock If SKL = 0, SK = 0
1	0	Binary Counter	Input to Counter	0	SK = SKL
1	1	Binary Counter	Input to Counter	1	SK = SKL

- EN1 is not used, it has *no* effect on the COP210C/211C.
- With EN2 set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN2 disables the L drivers, placing the L I/O ports in a high impedance input state.
- EN3, in conjunction with EN0, affects the SO output. With EN0 set (binary counter option selected), SO will output the value loaded into EN3. With EN0 reset (serial shift register option selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN3 with the serial shift register option selected, disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "0".


INITIALIZATION

The internal reset logic will initialize the device upon power-up if the power supply rise time is less than 1 ms and if the operating frequency at CKI is greater than 32 kHz, otherwise the external RC network shown in *Figure 5* must be connected to the RESET pin. The RESET pin is configured as a Schmitt trigger input. If not used, it should be connected to V_{CC}. Initialization will occur whenever a logic "0" is applied to the RESET input, providing it stays low for at least three instruction cycle times.

When V_{CC} power is applied, the internal reset logic will keep the chip in initialization mode for up to 2500 instruction cycles. If the CKI clock is running at a low frequency, this could take a long time, therefore, the internal logic should be disabled by a mask option with initialization controlled solely by RESET pin.

Note: If CKI clock is less than 32 kHz, the internal reset logic (Option 25 = 1) must be disabled and the external RC network must be present.

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA (clear A register).



TL/DD/8444-6

$RC > 5 \times \text{Power Supply Rise Time}$ and $RC > 100 \times \text{CKI Period}$

FIGURE 5. Power-Up Clear Circuit

COP211C

If the COP210C is bonded as a 20-pin package, it becomes the COP211C, illustrated in *Figure 2*, COP210C/211C Connection Diagrams. Note that the COP211C does not contain D2, D3, G3, or CKO. Use of this option, of course, precludes use of D2, D3, G3, and CKO options. All other options are available for the COP211C.

HALT MODE

The COP210C/211C is a *fully static* circuit; therefore, the user may stop the system oscillator at any time to halt the chip. The chip also may be halted by the HALT instruction or by forcing CKO high when it is used as a HALT I/O port. Once in the HALT mode, the internal circuitry does not receive any clock signal, and is therefore frozen in the exact state it was in when halted. All information is retained until continuing. The HALT mode is the minimum power dissipation state.

The HALT mode has slight differences depending upon the type of oscillator used.

a. 1-pin oscillator—RC or external


The HALT mode may be entered into by either program control (HALT instruction) or by forcing CKO to a logic "1" state.

The circuit may be awakened by one of two different methods:

- Continue function. By forcing CKO to a logic "0", the system clock is re-enabled and the circuit continues to operate from the point where it was stopped.
- Restart. Forcing the RESET pin to a logic "0" will restart the chip regardless of HALT or CKO (see initialization).

b. 2-pin oscillator—crystal

The HALT mode may be entered into by program control (HALT instruction) which forces CKO to a logic "1" state. The circuit can be awakened only by the RESET function.



Halt I/O Port

TL/DD/8444-7

CKO PIN OPTIONS

In a crystal-controlled oscillator system, CKO is used as an output to the crystal network. CKO will be forced high during the execution of a HALT instruction, thus inhibiting the crystal network. If a 1-pin oscillator system is chosen (RC or

Functional Description (Continued)

external), CKO will be selected as HALT and is an I/O flip-flop which is an indicator of the HALT status. An external signal can override this pin to start and stop the chip. By forcing a high level to CKO, the chip will stop as soon as CKI is high and the CKO output will go high to keep the chip stopped. By forcing a low level to CKO, the chip will continue and CKO output will go low.

All features associated with the CKO I/O pin are available with the 24-pin package only.

OSCILLATOR OPTIONS

There are three options available that define the use of CKI and CKO.


- Crystal-Controlled Oscillator.** CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 16 (optionally by 8 or 4).
- External Oscillator.** CKI is configured as LSTTL-compatible input accepting an external clock signal. The external frequency is divided by 16 (optionally by 8 or 4) to give the instruction cycle time. CKO is the HALT I/O port.
- RC-Controlled Oscillator.** CKI is configured as a single pin RC-controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is the HALT I/O port.

The RC oscillator is not recommended in systems that require accurate timing or low current. The RC oscillator draws more current than an external oscillator (typically an additional 100 μ A at 5V). However, when the part halts, it stops with CKI high and the halt current is at the minimum.

COP210C/COP211C Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table III provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP210C/211C instruction set.



TL/DD/8444-8

FIGURE 6. COP210C Oscillator

Crystal or Resonator					RC-Controller Oscillator		
Crystal Value	R1	R2	Component Values C1pF C2pF		R	C	Cycle Time
32 kHz	220k	20M	30	5-36	47k	100 pF	17-25 μ s
455 kHz	5k	10M	80	40	30k	82 pF	6-18 μ s
3.58 MHz	1k	1M	30	6-36	Note: $15k \leq R \leq 150k$, $50 pF \leq C \leq 150 pF$		

TABLE II. COP210C/211C Instruction Set Table Symbols

Symbol	Definition
INTERNAL ARCHITECTURE SYMBOLS	
A	4-bit Accumulator
B	6-bit RAM Address Register
Br	Upper 2 bits of B (register address)
Bd	Lower 4 bits of B (digit address)
C	1-bit Carry Register
D	4-bit Data Output Port
EN	4-bit Enable Register
G	4-bit Register to latch data for G I/O Port
L	8-bit TRI-STATE I/O Port
M	4-bit contents of RAM Memory pointed to by B Register
PC	9-bit ROM Address Register (program counter)
Q	8-bit Register to latch data for L I/O Port
SA	9-bit Subroutine Save Register A
SB	9-bit Subroutine Save Register B
SiO	4-bit Shift Register and Counter
SK	Logic-Controlled Clock Output

Symbol	Definition
INSTRUCTION OPERAND SYMBOLS	
d	4-bit Operand Field, 0-15 binary (RAM Digit Select)
r	2-bit Operand Field, 0-3 binary (RAM Register Select)
a	9-bit Operand Field, 0-511 binary (ROM Address)
y	4-bit Operand Field, 0-15 binary (Immediate Data)
RAM(s)	Contents of RAM location addressed by s
ROM(t)	Contents of ROM location addressed by t

OPERATIONAL SYMBOLS

+	Plus
-	Minus
→	Replaces
↔	Is exchanged with
=	Is equal to
\bar{A}	The one's complement of A
⊕	Exclusive-OR
:	Range of values

Instruction Set (Continued)

TABLE III. COP210C/211C Instruction Set

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
ARITHMETIC INSTRUCTIONS						
ASC		30	<u>0011</u> <u>0000</u>	$A + C + \text{RAM}(B) \rightarrow A$ Carry $\rightarrow C$	Carry	Add with Carry, Skip on Carry
ADD		31	<u>0011</u> <u>0001</u>	$A + \text{RAM}(B) \rightarrow A$	None	Add RAM to A
AISC	y	5-	<u>0101</u> y	$A + y \rightarrow A$	Carry	Add immediate, Skip on Carry ($y \neq 0$)
CLRA		00	<u>0000</u> <u>0000</u>	$0 \rightarrow A$	None	Clear A
COMP		40	<u>0100</u> <u>0000</u>	$\bar{A} \rightarrow A$	None	One's complement of A to A
NOP		44	<u>0100</u> <u>0100</u>	None	None	No Operation
RC		32	<u>0011</u> <u>0010</u>	"0" $\rightarrow C$	None	Reset C
SC		22	<u>0010</u> <u>0010</u>	"1" $\rightarrow C$	None	Set C
XOR		02	<u>0000</u> <u>0010</u>	$A \oplus \text{RAM}(B) \rightarrow A$	None	Exclusive-OR RAM with A
TRANSFER OF CONTROL INSTRUCTIONS						
JID		FF	<u>1111</u> <u>1111</u>	$\text{ROM}(\text{PC}_8, A, M) \rightarrow \text{PC}_{7:0}$	None	Jump Indirect (Note 2)
JMP	a	6- -	<u>0110</u> <u>000</u> <u>a₆</u> - <u>a_{7:0}</u>	$a \rightarrow \text{PC}$	None	Jump
JP	a	-	<u>1</u> <u>a_{6:0}</u> (pages 2,3 only)	$a \rightarrow \text{PC}_{6:0}$	None	Jump within Page (Note 1)
		-	<u>11</u> <u>a_{5:0}</u> (all other pages)	$a \rightarrow \text{PC}_{5:0}$		
JSRP	a	-	<u>10</u> <u>a_{5:0}</u>	$\text{PC} + 1 \rightarrow \text{SA} \rightarrow \text{SB}$ $010 \rightarrow \text{PC}_{8:6}$ $a \rightarrow \text{PC}_{5:0}$	None	Jump to Subroutine Page (Note 2)
JSR	a	6- -	<u>0110</u> <u>100</u> <u>a₆</u> - <u>a_{7:0}</u>	$\text{PC} + 1 \rightarrow \text{SA} \rightarrow \text{SB}$ $a \rightarrow \text{PC}$	None	Jump to Subroutine
RET		48	<u>0100</u> <u>1000</u>	$\text{SB} \rightarrow \text{SA} \rightarrow \text{PC}$	None	Return from Subroutine
RETSK		49	<u>0100</u> <u>1001</u>	$\text{SB} \rightarrow \text{SA} \rightarrow \text{PC}$	Always Skip on Return	Return from Subroutine then Skip
HALT		33	<u>0011</u> <u>0011</u>		None	Halt processor
		38	<u>0011</u> <u>1000</u>			

Instruction Set (Continued)

TABLE III. COP210C/211C Instruction Set (Continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
MEMORY REFERENCE INSTRUCTIONS						
CAMQ		33	0011 0011	$A \rightarrow Q_{7:4}$	None	Copy A, RAM to Q
		3C	0011 1100	$RAM(B) \rightarrow Q_{3:0}$		
CQMA		33	0011 0011	$Q_{7:4} \rightarrow RAM(B)$	None	Copy Q to RAM, A
		2C	0010 1100	$Q_{3:0} \rightarrow A$		
LD	r	-5	00 r 0101	$RAM(B) \rightarrow A$ $Br \oplus r \rightarrow Br$	None	Load RAM into A Exclusive-OR Br with r
LQID		BF	1011 1111	$ROM(PC_8, A, M) \rightarrow Q$ $SA \rightarrow SB$	None	Load Q Indirect
RMB	0	4C	0100 1100	$0 \rightarrow RAM(B)_0$	None	Reset RAM Bit
	1	45	0100 0101	$0 \rightarrow RAM(B)_1$		
	2	42	0100 0010	$0 \rightarrow RAM(B)_2$		
	3	43	0100 0011	$0 \rightarrow RAM(B)_3$		
SMB	0	4D	0100 1101	$1 \rightarrow RAM(B)_0$	None	Set RAM Bit
	1	47	0100 0111	$1 \rightarrow RAM(B)_1$		
	2	46	0100 0110	$1 \rightarrow RAM(B)_2$		
	3	4B	0100 1011	$1 \rightarrow RAM(B)_3$		
STII	y	7-	0111 y	$y \rightarrow RAM(B)$ $Bd + 1 \rightarrow Bd$	None	Store Memory Immediate and Increment Bd
X	r	-6	00 r 0110	$RAM(B) \leftrightarrow A$ $Br \oplus r \rightarrow Br$	None	Exchange RAM with A, Exclusive-OR Br with r
XAD	3,15	23 BF	0010 0011 1011 1111	$RAM(3,15) \leftrightarrow A$	None	Exchange A with RAM (3,15)
XDS	r	-7	00 r 0111	$RAM(B) \leftrightarrow A$ $Bd - 1 \rightarrow Bd$ $Br \oplus r \rightarrow Br$	Bd decrements past 0	Exchange RAM with A and Decrement Bd Exclusive-OR Br with r
XIS	r	-4	00 r 0100	$RAM(B) \leftrightarrow A$ $Bd + 1 \rightarrow Bd$ $Br \oplus r \rightarrow Br$	Bd increments past 15	Exchange RAM with A and Increment Bd Exclusive-OR Br with r
REGISTER REFERENCE INSTRUCTIONS						
CAB		50	0101 0000	$A \rightarrow Bd$	None	Copy A to Bd
CBA		4E	0100 1110	$Bd \rightarrow A$	None	Copy Bd to A
LBI	r,d	-	00 r (d-1) (d = 0,9:15)	$r,d \rightarrow B$	Skip until not a LBI	Load B Immediate with r,d
LEI	y	33 6-	0011 0011 0110 y	$y \rightarrow EN$	None	Load EN Immediate

Instruction Set (Continued)

TABLE III. COP210C/211C Instruction Set (Continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
TEST INSTRUCTIONS						
SKC		20	0010 0000		C = "1"	Skip if C is True
SKE		21	0010 0001		A = RAM(B)	Skip if A Equals RAM
SKGZ		33	0011 0011		G _{3:0} = 0	Skip if G is Zero (all 4 bits)
SKGBZ		21	0010 0001	1st byte 2nd byte		Skip if G Bit is Zero
	0	01	0000 0001		G ₀ = 0	
	1	11	0001 0001		G ₁ = 0	
	2	03	0000 0011		G ₂ = 0	
	3	13	0010 0011		G ₃ = 0	
SKMBZ	0	01	0000 0001		RAM(B) ₀ = 0	Skip if RAM Bit is Zero
	1	11	0001 0001		RAM(B) ₁ = 0	
	2	03	0000 0011		RAM(B) ₂ = 0	
	3	13	0001 0011		RAM(B) ₃ = 0	
INPUT/OUTPUT INSTRUCTIONS						
ING		33	0011 0011	G → A	None	Input G Ports to A
		2A	0010 1010			
INL		33	0011 0011	L _{7:4} → RAM(B) L _{3:0} → A	None	Input L Ports to RAM, A
		2E	0010 1110			
OBD		33	0011 0011	Bd → D	None	Output Bd to D Outputs
		3E	0011 1110			
OMG		33	0011 0011	RAM(B) → G	None	Output RAM to G Ports
		3A	0011 1010			
XAS		4F	0100 1111	A ↔ SIO, C → SKL	None	Exchange A with SIO

Note 1: The JP Instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 2: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP210C/211C programs.

XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register). If SIO is selected as a shift register, an XAS instruction must be performed once every four instruction cycle times to effect a continuous data stream.

JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower eight bits of the

ROM address register PC with the contents of ROM addressed by the 9-bit word, PC₈, A, M. PC₈ is not affected by this instruction.

Note: JID uses two instruction cycles if executed, one if skipped.

LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 9-bit word PC₈, A, M. LQID can be used for table look-up or code conversion such as BCD to 7-segment. The LQID instruction "pushes" the stack (PC + 1 → SA → SB) and replaces the least significant eight bits of the PC as follows: A → PC_{7:4}, RAM(B) → PC_{3:0}, leaving PC₈ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SB → SA → PC), restoring the saved value of the PC to continue sequential program execution. Since LQID pushes SA → SB, the previous contents of SB are lost.

Note: LQID uses two instruction cycles if executed, one if skipped.

Description of Selected Instructions (Continued)

INSTRUCTION SET NOTES

- The first word of a COP210C/211C program (ROM address 0) must be a CLRA (Clear A) instruction.
- Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths take the same number of cycle times whether instructions are skipped or executed (except JID and LQID).
- The ROM is organized into eight pages of 64 words each. The program counter is a 9-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID, or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: A JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word in page 3 or 7 will access data in the next group of four pages.

POWER DISSIPATION

The lowest power drain is when the clock is stopped. As the frequency increases so does current. Current is also lower at lower operating voltages. Therefore, to minimize power consumption, the user should run at the lowest speed and voltage that his application will allow. The user should take care that all pins swing to full supply levels to ensure that outputs are not loaded down and that inputs are not at some intermediate level which may draw current. Any input with a slow rise or fall time will draw additional current. A crystal- or resonator-generated clock will draw additional current. An RC oscillator will draw even more current since the input is a slow rising signal.

If using an external squarewave oscillator, the following equation can be used to calculate the COP210C current drain.

$$I_c = I_q + (V \times 35 \times F_i) + (V \times 2195 \times F_i / D_v)$$

where I_c = chip current drain in microamps
 I_q = quiescent leakage current (from curve)
 F_i = CKI frequency in megahertz
 V = chip V_{CC} in volts
 D_v = divide by option selected

For example, at 5V V_{CC} and 400 kHz (divide by 4),

$$I_c = 10 + (5 \times 35 \times 0.4) + (5 \times 2195 \times 0.4/4)$$

$$I_c = 10 + 50 + 1097.5 = 1157.5 \mu A$$


I/O OPTIONS

COP210C/211C outputs have the following optional configurations, illustrated in Figure 7:

- Standard. A CMOS push-pull buffer with an N-channel device to ground in conjunction with a P-channel device to V_{CC} , compatible with CMOS and LSTTL.
- Open Drain. An N-channel device to ground only, allowing external pull-up as required by the user's application.
- Standard TRI-STATE L Output. A CMOS output buffer similar to (a) which may be disabled by program control.
- Open-Drain TRI-STATE L Output. This has the N-channel device to ground only.

The SI and RESET inputs are Hi-Z inputs (Figure 7e).

When using either the G or L I/O ports as inputs, an external pull-up device is necessary.




TL/DD/8444-9

FIGURE 7. I/O Configurations


All output drivers use one or two common devices numbered 1 to 2. Minimum and maximum current (I_{OUT} and V_{OUT}) curves are given in Figure 8 for each of these devices

to allow the designer to effectively use these I/O configurations.

Typical Performance Characteristics



TL/DD/8444-10



TL/DD/8444-11

FIGURE 8

Option List

The COP210C/211C mask-programmable options are assigned numbers which correspond with the COP210C pins. The following is a list of COP210C options. When specifying a COP211 chip, options 20, 21, and 22 must be set to 0. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.

- Option 1: 0 = Ground Pin. No options available.
 Option 2: CKO I/O Port Determined by Option 3. = 0 no option (a. is crystal oscillator output for two pin oscillator b. is HALT I/O for one pin oscillator)
 Option 3: CKI Input.
 = 0: Crystal-controlled oscillator input ($\div 4$).
 = 1: Single-pin RC-controlled oscillator ($\div 4$).
 = 2: External oscillator input ($\div 4$).
 = 3: Crystal oscillator input ($\div 8$).
 = 4: External oscillator input ($\div 8$).
 = 5: Crystal oscillator input ($\div 16$).
 = 6: External oscillator input ($\div 16$).
 Option 4: RESET Input = 1: Hi-Z input. No option available.
 Option 5: L₇ Driver
 = 0: Standard TRI-STATE push-pull output.
 = 2: Open-drain TRI-STATE output.
 Option 6: L₆ Driver. (Same as Option 5.)
 Option 7: L₅ Driver. (Same as Option 5.)
 Option 8: L₄ Driver. (Same as Option 5.)
 Option 9: V_{CC} Pin = 0 no option.

- Option 10: L₃ Driver. (Same as Option 5.)
 Option 11: L₂ Driver. (Same as Option 5.)
 Option 12: L₁ Driver. (Same as Option 5.)
 Option 13: L₀ Driver. (Same as Option 5.)
 Option 14: SI Input.
 No option available.
 = 1: Hi-Z input.
 Option 15: SO Output.
 = 0: Standard push-pull output.
 = 2: Open-drain output.
 Option 16: SK Driver. (Same as Option 15.)
 Option 17: G₀ I/O Port. (Same as Option 15.)
 Option 18: G₁ I/O Port. (Same as Option 15.)
 Option 19: G₂ I/O Port. (Same as Option 15.)
 Option 20: G₃ I/O Port. (Same as Option 15.)
 Option 21: D₃ Output. (Same as Option 15.)
 Option 22: D₂ Output. (Same as Option 15.)
 Option 23: D₁ Output. (Same as Option 15.)
 Option 24: D₀ Output. (Same as Option 15.)
 Option 25: Internal Initialization Logic.
 = 0: Normal operation.
 = 1: No internal initialization logic.
 Option 26: No option available.
 Option 27: COP Bonding
 = 0: COP210C (24-pin device).
 = 1: COP211C (20-pin device). See Note.
 = 2: COP210C and COP211C. See Note.

Note: If option 27 = 1 or 2 then option 20 must = 0.

Option Table

Please fill out a photocopy of the Option Table and send along with your EPROM.

Option Table

Option 1 Value = <u>0</u>	is: Ground Pin	Option 15 Value = _____	is: SO Output
Option 2 Value = <u>0</u>	is: CKO Pin	Option 16 Value = _____	is: SK Driver
Option 3 Value = _____	is: CKI Input	Option 17 Value = _____	is: G ₀ I/O Port
Option 4 Value = <u>1</u>	is: RESET Input	Option 18 Value = _____	is: G ₁ I/O Port
Option 5 Value = _____	is: L ₇ Driver	Option 19 Value = _____	is: G ₂ I/O Port
Option 6 Value = _____	is: L ₆ Driver	Option 20 Value = _____	is: G ₃ I/O Port
Option 7 Value = _____	is: L ₅ Driver	Option 21 Value = _____	is: D ₃ Output
Option 8 Value = _____	is: L ₄ Driver	Option 22 Value = _____	is: D ₂ Output
Option 9 Value = <u>0</u>	is: V _{CC} Pin	Option 23 Value = _____	is: D ₁ Output
Option 10 Value = _____	is: L ₃ Driver	Option 24 Value = _____	is: D ₀ Output
Option 11 Value = _____	is: L ₂ Driver	Option 25 Value = _____	is: Internal
Option 12 Value = _____	is: L ₁ Driver		Initialization Logic
Option 13 Value = _____	is: L ₀ Driver	Option 26 Value = <u>0</u>	is: No Option
Option 14 Value = <u>1</u>	is: SI Input	Option 27 Value = _____	is: COPS Bonding