

General Description

The COP401L is intended for emulation only, not intended for volume production. Use COP402 or COP404L for volume production.

- Circuit equivalent of COP410L
- Low cost
- Powerful instruction set
- 512 x 8 ROM, 32 x 4 RAM
- Separate RAM power supply pin for RAM keep-alive applications
- Two-level subroutine stack
- 15 μ s instruction time
- Single supply operation (4.5–9.5V)
- Low current drain (8 mA max.)
- Internal binary counter register with serial I/O
- MICROWIRE™ compatible serial I/O
- General purpose outputs
- LSTTL/CMOS compatible in and out
- Direct drive of LED digit and segment lines
- Software/hardware compatible with other members of COP400 family
- Pin-for-pin compatible with COP402 and COP404L

The block diagram illustrates the internal architecture of the 6800 microprocessor. Key components include:

- Input/Output Buffers:** Connected to pins IP₀ through IP₇ and PO₀ through PO₃. It also handles the SKIP signal (pin 32).
- Instruction Decode/Control Logic:** Receives the EN signal (pin 4) and provides I/O controls.
- PC (Program Counter):** Receives the instruction clock (pin 17) and outputs to the ALU.
- 2-Level Stack:** Consists of SA (Stack Address) and SB (Stack Buffer) registers.
- ALU (Arithmetic Logic Unit):** Receives data from the PC and the 2-level stack, and outputs to the ACC (Accumulator).
- ACC (Accumulator):** Receives data from the ALU and outputs to the D Register Buffer.
- D Register Buffer:** Outputs data D₀ through D₃ (pins 37, 38, 39, 40).
- Serial I/O Register:** Receives data SIO₀ through SIO₃ (pins 22, 23, 24, 25) and outputs to the S Register Buffer.
- S Register Buffer:** Outputs data S₀ through S₃ (pins 26, 27, 28, 29).
- L Drivers:** Receives data from the ACC and outputs to pins L₀ through L₁₁ (pins 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21).
- Control Logic:** Includes a Clock Generator (pin 2), Divider (pin 22), and Reset Logic (pin 4).
- Power and Ground:** VCC (pin 17), GND (pin 22), and AD/DATA (pin 33).

TL/DD/6913-1

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at any Pin Relative to GND	-0.5V to +10V
Ambient Operating Temperature	0°C to +70°C
Ambient Storage Temperature	-65°C to +150°C
Lead Temp. (Soldering, 10 sec.)	300°C

Power Dissipation	0.75W at 25°C 0.4W at 70°C
Total Source Current	120 mA
Total Sink Current	120 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$, $4.5\text{V} \leq V_{CC} \leq 9.5\text{V}$ unless otherwise noted

Parameter	Conditions	Min	Max	Units
Operating Voltage (V_{CC})	(Note 2)	4.5	9.5	V
Power Supply Ripple	Peal to Peak		0.5	V
Operating Supply Current	All Inputs and Outputs Open		8	mA
Input Voltage Levels				
CKI Input Levels				
Crystal Input				
Logic High (V_{IH})		2.0		V
Logic Low (V_{IL})		-0.3	0.4	V
RESET Input Levels	Schmitt Trligger Input			
Logic High		0.7 V_{CC}		V
Logic Low		-0.3	0.6	V
IP0-IP7 Input Levels				
Logic High	$V_{CC} = 9.5\text{V}$	2.4		V
Logic High	$V_{CC} = 5\text{V} \pm 5\%$	2.0		V
Logic Low		-0.3	0.8	V
All Other Inputs				
Logic High	$V_{CC} = 9.5\text{V}$	3.0		V
Logic High	$V_{CC} = 5\text{V} \pm 5\%$	2.0		V
Logic Low		-0.3	0.8	V
Input Capacitance			7	pF
Output Voltage Levels				
LSTTL Operation	$V_{CC} = 5\text{V} \pm 10\%$			
Logic High (V_{OH})	$I_{OH} = -25\text{ }\mu\text{A}$	2.7		V
Logic Low (V_{OL})	$I_{OL} = 0.36\text{ mA}$		0.4	V
IP0-IP7, P8, SKIP	(Note 1)			
Logic Low	$I_{OL} = 1.6\text{ mA}$		0.4	V
Output Current Levels				
Output Sink Current				
SO and SK Outputs (I_{OL})	$V_{CC} = 9.5\text{V}, V_{OL} = 0.4\text{V}$	1.8		mA
	$V_{CC} = 4.5\text{V}, V_{OL} = 0.4\text{V}$	0.9		mA
L ₀ -L ₇ and G ₀ -G ₃ Outputs	$V_{CC} = 9.5\text{V}, V_{OL} = 0.4\text{V}$	0.8		mA
	$V_{CC} = 4.5\text{V}, V_{OL} = 0.4\text{V}$	0.4		mA
D ₀ -D ₃ Outputs	$V_{CC} = 9.5\text{V}, V_{OL} = 1.0\text{V}$	30		mA
	$V_{CC} = 4.5\text{V}, V_{OL} = 1.0\text{V}$	15		mA
CKO				
RAM Power Supply Input	$V_R = 3.3\text{V}$		1.5	mA

DC Electrical Characteristics $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 9.5\text{V}$ unless otherwise noted (Continued)

Parameter	Conditions	Min	Max	Units
Output Source Current D ₀ –D ₃ , G ₀ –G ₃ Outputs (I_{OH})	$V_{CC} = 9.5\text{V}$, $V_{OH} = 2.0\text{V}$	–140	–800	μA
	$V_{CC} = 4.5\text{V}$, $V_{OH} = 2.0\text{V}$	–30	–250	μA
SO and SK Outputs (I_{OH})	$V_{CC} = 9.5\text{V}$, $V_{OH} = 4.75\text{V}$	–1.4		mA
	$V_{CC} = 4.5\text{V}$, $V_{OH} = 1.0\text{V}$	–1.2		mA
L ₀ –L ₇ Outputs	$V_{CC} = 9.5\text{V}$, $V_{OH} = 2.0\text{V}$	–3.0	–35	mA
	$V_{CC} = 6.0\text{V}$, $V_{OH} = 2.0\text{V}$	–0.3	–25	mA
Input Load Source Current (I_{IL})	$V_{CC} = 5.0\text{V}$, $V_L = 0\text{V}$	–10	–140	μA
Total Sink Current Allowed All Outputs Combined			120	mA
D Port			100	mA
L ₇ –L ₄ , G Port			4	mA
L ₃ –L ₀			4	mA
All Other Pins			1.8	mA
Total Source Current Allowed All I/O Combined			120	mA
L ₇ –L ₄			60	mA
L ₃ –L ₀			60	mA
Each L Pin			25	mA
All Other Pins			1.5	mA


AC Electrical Characteristics $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 9.5\text{V}$ unless otherwise specified.

Parameter	Conditions	Min	Max	Units
Instruction Cycle Time		15	40	μs
CKI				
Input Frequency f_i	(÷ 32 Mode)	0.8	2.1	MHz
Duty Cycle		30	60	%
Rise Time	$f_i = 2.097\text{ MHz}$		120	ns
Fall Time			80	ns
INPUTS:				
SI, IP7–IP0				
t_{SETUP}		2.0		μs
t_{HOLD}		1.0		μs
G ₃ –G ₀ , L ₇ –L ₀				
t_{SETUP}		8.0		μs
t_{HOLD}		1.3		μs
OUTPUT PROPAGATION DELAY	Test Condition: $C_L = \text{pF}$, $V_{\text{OUT}} = 1.5\text{V}$ $R_L = 20\text{ k}\Omega$			
SO, SK Outputs			4.0	μs
t_{pd1} , t_{pd0}	$R_L = \text{k}\Omega$			
D ₃ –D ₀ , G ₃ –G ₀ , L ₇ –L ₀			5.6	μs
t_{pd1} , t_{pd0}	$R_L = 5\text{ k}\Omega$			
IP7–IP0, P8, SKIP			7.2	μs
t_{pd1} , t_{pd0}				

Note 1: Pull-up resistors required.

Note 2: V_{CC} voltage change must be less than 0.5V in a 1 ms period to maintain proper operation.

Connection Diagram



TL/DD/6913-2

Order Number COP401L/N
NS Package Number N40A

FIGURE 2

Pin Descriptions

Pin	Description	Pin	Description
L7-L0	8 bidirectional I/O ports with LED segment drive	CKI	System oscillator input
G3-G0	4 bidirectional I/O ports	CKO	RAM power supply input
D3-D0	4 general purpose outputs	RESET	System reset input
SI	Serial input (or counter input)	VCC	Power supply
SO	Serial output (or general purpose output)	GND	Ground
SK	Logic-controlled clock (or general purpose output)	IP7-IP0	8 bidirectional ROM address and data ports
AD/DATA	Address Out/data In flag	P8	Most significant ROM address bit output
		SKIP	Instruction skip output

Timing Diagram




FIGURE 3. Input/Output

TL/DD/6913-3

Functional Description

A block diagram of the COP401L is given in *Figure 1*. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2 volts). When a bit is reset, it is a logic "0" (less than 0.8 volts).

PROGRAM MEMORY

Program Memory consists of a 512-byte external memory. As can be seen by an examination of the COP401L instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 8 pages of 64 words each.

ROM addressing is accomplished by a 9-bit PC register. Its binary value selects one of the 512 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 9-bit binary count value. Two levels of subroutine nesting are implemented by the 9-bit subroutine save registers, SA and SB, providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the instruction Decode, Control and Skip Logic circuitry.

DATA MEMORY

Data memory consists of a 128-bit RAM, organized as 4 data registers of 8 4-bit digits. RAM addressing is implemented by a 6-bit B register whose upper 2 bits (Br) select 1 of 4 data registers and lower 3 bits of the 4-bit Bd select 1 of 8 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the XAD 3, 15 instruction. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

The most significant bit of Bd is not used to select a RAM digit. Hence each physical digit of RAM may be selected by two different values of Bd as shown in *Figure 4* below. The skip condition for XIS and XDS instructions will be true if Bd changes between 0 and 15, but NOT between 7 and 8 (see Table 3).




FIGURE 4. RAM Digit Address to Physical RAM Digit Mapping

TL/DD/6913-4

INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Bd portion of the B register, to load 4 bits of the 8-bit Q latch data, to input 4 bits of the 8-bit L I/O port data and to perform data exchanges with the SIO register.

A 4-bit adder performs the arithmetic and logic functions of the COP401L, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)

The G register contents are outputs to 4 general-purpose bidirectional I/O ports.

The Q register is an internal, latched, 8-bit register, used to hold data loaded from M and A, as well as 8-bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction.)

The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the Sa-Sg and decimal point segments of the display.

The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift register.

The XAS instruction copies C into the SKL Latch. In the counter mode, SK is the output of SKL in the shift register mode, SK outputs SKL ANDed with internal instruction cycle clock.

The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN₃-EN₀).

1. The least significant bit of the enable register, EN₀, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With EN₀ set, SIO is an asynchronous binary counter, *decrementing* its value by one upon each low-going pulse ("1" to "0") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN₃. With EN₀ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
2. EN₁ is not used. It has no effect on COP401L operation.

Functional Description (Continued)

TABLE I. Enable Register Modes—Bits EN_3 and EN_0


EN_3	EN_0	SIO	SI	SO	SK
0	0	Shift Register	Input to Shift Register	0	If SKL = 1, SK = Clock If SKL = 0, SK = 0
1	0	Shift Register	Input to Shift Register	Serial Out	If SKL = 1, SK = Clock If SKL = 0, SK = 0
0	1	Binary Counter	Input to Binary Counter	0	If SKL = 1, SK = 1 If SKL = 0, SK = 0
1	1	Binary Counter	Input to Binary Counter	1	If SKL = 1, SK = 1 If SKL = 0, SK = 0

3. With EN_2 set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN_2 disables the L drivers, placing the L I/O ports in a high-impedance input state.

4. EN_3 , in conjunction with EN_0 , affects the SO output. With EN_0 set (binary counter option selected) SO will output the value loaded into EN_3 . With EN_0 reset (serial shift register option selected), setting EN_3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN_3 with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "0". Table I provides a summary of the modes associated with EN_3 and EN_0 .

INITIALIZATION

The Reset Logic will initialize (clear) the device upon power-up if the power supply rise time is less than 1 ms and greater than 1 μ s. If the power supply rise time is greater than 1 ms, the user must provide an external RC network and diode to the RESET pin as shown below (Figure 5). The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to V_{CC} . Initialization will occur whenever a logic "0" is applied to the RESET input, provided it stays low for at least three instruction cycle times.



TL/DD/6913-5

$RC \geq$ Power Supply Rise Time

FIGURE 5. Power-Up Clear Circuit

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. *Data Memory (RAM) is not cleared upon initialization.* The first instruction at address 0 must be a CLRA.

EXTERNAL MEMORY INTERFACE

The COP401L is designed for use with an external Program Memory. This memory may be implemented using any devices having the following characteristics:

1. random addressing
2. TTL-compatible TRI-STATE® outputs
3. TTL-compatible inputs
4. access time = 5 μ s max.

Typically these requirements are met using bipolar or MOS PROMs.

During operation, the address of the next instruction is sent out on P8 and IP7 through IP0 during the time that AD/DATA is high (logic "1" = address mode). Address data on the IP lines is stored into an external latch on the high-to-low transition of the AD/DATA line; P8 is a dedicated address output, and does not need to be latched. When AD/DATA is low (logic "0" = data mode), the output of the memory is gated onto IP7 through IP0, forming the input bus. Note that the AD/DATA output has a period of one instruction time, a duty cycle of approximately 50%, and specifies whether the IP lines are used for address output or instruction input.

OSCILLATOR

CKI is an external clock input signal. The external frequency is divided by 32 to give the instruction cycle time. The divide-by-32 configuration was chosen to make the COP 401L compatible with the COP404L and the COPSTM Development System. However, the $\div 32$ configuration is not available on the COP410L/COP411L. It is therefore possible to exactly emulate the system speed (cycle time), but not possible to drive the 401L with the system clock during emulation.

Functional Description (Continued)

CKO (RAM POWER)

CKO is configured as a RAM power supply pin (V_R), allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. This pin must be connected to V_{CC} if the power backup feature is not used. To insure that RAM integrity is maintained, the following conditions must be met:

1. \overline{RESET} must go low before V_{CC} goes below spec during power-off; V_{CC} must be within spec before \overline{RESET} goes high on power-up.
2. During normal operation, V_R must be within the operating range of the chip with $(V_{CC} - 1) \leq V_R \leq V_{CC}$.
3. V_R must be $\geq 3.3V$ with V_{CC} off.

INPUT/OUTPUT CONFIGURATIONS

COP401L outputs have the following configurations, illustrated in Figure 6:

- a. Standard**—an enhancement mode device to ground in conjunction with a depletion-mode device to V_{CC} , compatible with LSTTL and CMOS input requirements. (Used on D and G outputs.)
- b. Open-Drain**—an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. (Used on IP, P and SKIP outputs.)
- c. Push-Pull**—An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled en-

hancement-mode device to V_{CC} . This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. (Used on SO and SK outputs.)

- d. LED Direct Drive**—an enhancement-mode device to ground and to V_{CC} , meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (See Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display. (Used on L outputs.)

COP401L inputs have an on-chip depletion load device to V_{CC} .

The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of five devices (numbered 1–5, respectively). Minimum and maximum current (I_{OUT} and V_{OUT}) curves are given in Figure 7 for each of these devices to allow the designer to effectively use these I/O configurations in designing a system.

An important point to remember is that even when the L drivers are disabled, the depletion load device will source a small amount of current (see Figure 7, Device 2); however, when the L-lines are used as inputs, the disabled depletion device can *not* be relied on to source sufficient current to pull an input to a logic "1".




FIGURE 6. Output Configurations

Typical Performance Characteristics




FIGURE 7. I/O Characteristics

TL/DD/69134-11

COP401L Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table III provides the mnemonic, operand, machine code, data flow, skip conditions, and description associated with each instruction in the COP401L instruction set.

TABLE II. COP401L Instruction Set Table Symbols

Symbol	Definition
INTERNAL ARCHITECTURE SYMBOLS	
A	4-bit Accumulator
B	6-bit RAM Address Register
Br	Upper 2 bits of B (register address)
Bd	Lower 4 bits of B (digit address)
C	1-bit Carry Register
D	4-bit Data Output Port
EN	4-bit Enable Register
G	4-bit Register to latch data for G I/O Port
L	8-bit TRI-STATE I/O Port
M	4-bit contents of RAM Memory pointed to by B Register
PC	9-bit ROM Address Register (program counter)
Q	8-bit Register to latch data for L I/O Port
SA	9-bit Subroutine Save Register A
SB	9-bit Subroutine Save Register B
SIO	4-bit Shift Register and Counter
SK	Logic-Controlled Clock Output

Symbol	Definition
INSTRUCTION OPERAND SYMBOLS	
d	4-bit Operand Field, 0-15 binary (RAM Digit Select)
r	2-bit Operand Field, 0-3 binary (RAM Register Select)
a	9-bit Operand Field, 0-511 binary (ROM Address)
y	4-bit Operand Field, 0-15 binary (Immediate Data)
RAM(s)	Contents of RAM location addressed by s
ROM(t)	Contents of ROM location addressed by t
OPERATIONAL SYMBOLS	
+	Plus
-	Minus
→	Replaces
↔	Is exchanged with
=	Is equal to
\bar{A}	The one's complement of A
⊕	Exclusive-OR
:	Range of values

TABLE III. COP401L Instruction Set

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
ARITHMETIC INSTRUCTIONS						
ASC		30	<u>0011</u> <u>0000</u>	$A + C + \text{RAM}(B) \rightarrow A$ Carry $\rightarrow C$	Carry	Add with Carry, Skip on Carry
ADD		31	<u>0011</u> <u>0001</u>	$A + \text{RAM}(B) \rightarrow A$	None	Add RAM to A
AISC	y	5-	<u>0101</u> <u>y</u>	$A + y \rightarrow A$	Carry	Add immediate, Skip on Carry ($y \neq 0$)
CLRA		00	<u>0000</u> <u>0000</u>	$0 \rightarrow A$	None	Clear A
COMP		40	<u>0100</u> <u>0000</u>	$\bar{A} \rightarrow A$	None	One's complement of A to A
NOP		44	<u>0100</u> <u>0100</u>	None	None	No Operation
RC		32	<u>0011</u> <u>0010</u>	"0" $\rightarrow C$	None	Reset C
SC		22	<u>0010</u> <u>0010</u>	"1" $\rightarrow C$	None	Set C
XOR		02	<u>0000</u> <u>0010</u>	$A \oplus \text{RAM}(B) \rightarrow A$	None	Exclusive-OR RAM with A

COP410L Instruction Set (Continued)

TABLE III. COP401L Instruction Set (Continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
TRANSFER OF CONTROL INSTRUCTIONS						
JID		FF	1111 1111	ROM (PC ₈ , A, M) → PC _{7:0}	None	Jump Indirect (Note 2)
JMP	a	6— --	0110 000 a ₈ a _{7:0}	a → PC	None	Jump
JP	a	-- --	1 a _{6:0} (pages 2,3 only) or 11 a _{5:0} (all other pages)	a → PC _{6:0} a → PC _{5:0}	None	Jump within Page (Note 3)
JSRP	a	--	10 a _{5:0}	PC + 1 → SA → SB 010 → PC _{8:6} a → PC _{5:0}	None	Jump to Subroutine Page (Note 4)
JSR	a	6— --	0110 100 a ₈ a _{7:0}	PC + 1 → SA → SB a → PC	None	Jump to Subroutine
RET		48	0100 1000	SB → SA → PC	None	Return from Subroutine
RETSK		49	0100 1001	SB → SA → PC	Always Skip on Return	Return from Subroutine then Skip
MEMORY REFERENCE INSTRUCTIONS						
CAMQ		33 3C	0011 0011 0011 1100	A → Q _{7:4} RAM(B) → Q _{3:0}	None	Copy A, RAM to Q
LD	r	-5	00 r 0101	RAM(B) → A Br ⊕ r → Br	None	Load RAM into A, Exclusive-OR Br with r
LQID		BF	1011 1111	ROM(PC ₈ , A, M) → Q SA → SB	None	Load Q Indirect (Note 2)
RMB	0 1 2 3	4C 45 42 43	0100 1100 0100 0101 0100 0010 0100 0011	0 → RAM(B) ₀ 0 → RAM(B) ₁ 0 → RAM(B) ₂ 0 → RAM(B) ₃	None	Reset RAM Bit
SMB	0 1 2 3	4D 47 46 4B	0100 1101 0100 0111 0100 0110 0100 1011	1 → RAM(B) ₀ 1 → RAM(B) ₁ 1 → RAM(B) ₂ 1 → RAM(B) ₃	None	Set RAM Bit
STII	y	7—	0111 y	y → RAM(B) Bd + 1 → Bd	None	Store Memory Immediate and Increment Bd
X	r	-6	00 r 0110	RAM(B) ↔ A Br ⊕ r → Br	None	Exchange RAM with A, Exclusive-OR Br with r
XAD	3,15	23 BF	0010 0011 1011 1111	RAM(3,15) ↔ A	None	Exchange A with RAM (3,15)
XDS	r	-7	00 r 0111	RAM(B) ↔ A Bd - 1 → Bd Br ⊕ r → Br	Bd decrements past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r
XIS	r	-4	00 r 0100	RAM(B) ↔ A Bd + 1 → Bd Br ⊕ r → Br	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive-OR Br with r

COP410L Instruction Set (Continued)

TABLE III. COP401L Instruction Set (Continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
REGISTER REFERENCE INSTRUCTIONS						
CAB		50	<u>0101</u> <u>0000</u>	$A \rightarrow B_d$	None	Copy A to B _d
CBA		4E	<u>0100</u> <u>1110</u>	$B_d \rightarrow A$	None	Copy B _d to A
LBI	r, d	-	<u>00</u> <u>r</u> <u>(d - 1)</u> (d = 0, 9:15)	$r, d \rightarrow B$	Skip until not a LBI	Load B Immediate with r, d (Note 5)
LEI	y	33 6-	<u>0011</u> <u>0011</u> <u>0110</u> <u>y</u>	$y \rightarrow EN$	None	Load EN Immediate (Note 6)
TEST INSTRUCTIONS						
SKC		20	<u>0010</u> <u>0000</u>		C = "1"	Skip if C is True
SKE		21	<u>0010</u> <u>0001</u>		A = RAM(B)	Skip if A Equals RAM
SKGZ		33 21	<u>0011</u> <u>0011</u> <u>0010</u> <u>0001</u>		G _{3:0} = 0	Skip if G is Zero (all 4 bits)
SKGBZ		33	<u>0011</u> <u>0011</u>	1st byte		Skip if G Bit is Zero
	0	01	<u>0000</u> <u>0001</u>	} 2nd byte	G ₀ = 0	
	1	11	<u>0001</u> <u>0001</u>		G ₁ = 0	
	2	03	<u>0000</u> <u>0011</u>		G ₂ = 0	
	3	13	<u>0001</u> <u>0011</u>		G ₃ = 0	
SKMBZ		01	<u>0000</u> <u>0001</u>		RAM(B) ₀ = 0	Skip if RAM Bit is Zero
	1	11	<u>0001</u> <u>0001</u>		RAM(B) ₁ = 0	
	2	03	<u>0000</u> <u>0011</u>		RAM(B) ₂ = 0	
	3	13	<u>0001</u> <u>0011</u>		RAM(B) ₃ = 0	
INPUT/OUTPUT INSTRUCTIONS						
ING		33 2A	<u>0011</u> <u>0011</u> <u>0010</u> <u>1010</u>	$G \rightarrow A$	None	Input G Ports to A
INL		33 2E	<u>0011</u> <u>0011</u> <u>0010</u> <u>1110</u>	$L_{7:4} \rightarrow RAM(B)$ $L_{3:0} \rightarrow A$	None	Input L Ports to RAM, A
OBD		33 3E	<u>0011</u> <u>0011</u> <u>0011</u> <u>1110</u>	$B_d \rightarrow D$	None	Output B _d to D Outputs
OMG		33 3A	<u>0011</u> <u>0011</u> <u>0011</u> <u>1010</u>	$RAM(B) \rightarrow G$	None	Output RAM to G Ports
XAS		4F	<u>0100</u> <u>1111</u>	$A \leftrightarrow SIO, C \rightarrow SKL$	None	Exchange A with SIO (Note 2)

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., B_r and B_d are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, A₃ indicates the most significant (left-most) bit of the 4-bit A register.

Note 2: For additional information on the operation of the XAS, JID, and LQID instructions, see below.

Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 4: A JSRP transfers program control to subroutine page 2 (010 is loaded into the upper 3 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 5: The machine code for the lower 4 bits of the LBI instruction equals the binary value of the "d" data *minus* 1, e.g., to load the lower four bits of B (B_d) with the value 9 (1001₂), the lower 4 bits of the LBI instruction equal 8 (1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).

Note 6: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP401L programs.

XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the *contents* of ROM addressed by the 9-bit word, PC₈, A, M. PC₈ is not affected by this instruction.

Note that JID requires 2 instruction cycles to execute.

LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 9-bit word PC₈, A, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + 1 → SA → SB) and replaces the least significant 8 bits of PC as follows: A → PC_{7:4}, RAM(B) → PC_{3:0}, leaving PC₈ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SB → SA → PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SA → SB, the previous contents of SB are lost. Also, when LQID pops the stack, the previously pushed contents of SA are left in SB. The net result is that the contents of SA are placed in SB (SA → SB). Note that LQID takes two instruction cycle times to execute.

INSTRUCTION SET NOTES

- a. The first word of a COP401L program (ROM address 0) must be a CLRA (Clear A) instruction.
- b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
- c. The ROM is organized into 8 pages of 64 words each. The Program Counter is a 9-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3 or 7 will access data in the next group of 4 pages.

Typical Applications

PROM-BASED SYSTEM

The COP401L may be used to emulate the COP410L. *Figure 8* shows the interconnect to implement a COP401L hardware emulation. This connection uses one MM5204 EPROM as external memory. Other memory can be used such as bipolar PROM or RAM.

Pins IP₇–IP₀ are bidirectional inputs and outputs. When the AD/ $\overline{\text{DATA}}$ clocking output turns on, the EPROM drivers are disabled and IP₇–IP₀ output addresses. The 8-bit latch (MM74C373) latches the address to drive the memory.

When AD/ $\overline{\text{DATA}}$ turns off, the EPROM is enabled and the IP₇–IP₀ pins will input the memory data. P8 outputs the most significant address bit to the memory. (SKIP output may be used for program debug if needed.)

24 of the COP401L pins may be configured exactly the same as a COP410L.

Option Table

COP401L MASK OPTIONS

The following COP410L options have been implemented in this basic version of the COP401L.

Option Value	Comment	Option Value	Comment
Option 1 = 0	Ground—no option	Option 14 = 0	SI has load to V_{CC}
Option 2 = 1	CKO is RAM power supply input	Option 15 = 2	SO is push-pull output
Option 3 = N/A	CKI is external clock divide-by-32 (not available on COP410L)	Option 16 = 2	SK is push-pull output
Option 4 = 0	Reset has load to V_{CC}	Option 17 = 0	
Option 5 = 2		Option 18 = 0	G outputs are standard
Option 6 = 2	L outputs are LED direct-drive	Option 19 = 0	
Option 7 = 2		Option 20 = 0	
Option 8 = 2		Option 21 = 0	
Option 9 = 1	V_{CC} pin 4.5V to 9.5V operation	Option 22 = 0	D outputs are standard
Option 10 = 2		Option 23 = 0	very high current
Option 11 = 2	L outputs are LED direct-drive	Option 24 = 0	
Option 12 = 2		Option 25 = 0	L
Option 13 = 2		Option 26 = 0	G Have standard TTL input levels
		Option 27 = 0	SI
		Option 28 = N/A	40-pin package