# National Semiconductor

# COP410L/COP411L/COP310L/COP311L Single-Chip N-Channel Microcontrollers

# **General Description**

The COP410L and COP411L Single-Chip N-Channel Microcontrollers are members of the COPSTM family, fabricated using N-channel, silicon gate MOS technology. These Controller Oriented Processors are complete microcomputers containing all system timing, internal logic, ROM, RAM and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. The COP411L is identical to the COP410L, but with 16 I/O lines instead of 19. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized Controller Oriented Processor at a low end-product cost.

The COP310L and COP311L are exact functional equivalents but extended temperature versions of COP410L and COP411L respectively.

The COP401L should be used for exact emulation.

#### Features

- Low cost
- Powerful instruction set
- 512 x 8 ROM, 32 x 4 RAM
- 19 I/O lines (COP410L)
- Two-level subroutine stack
- 16 μs instruction time
- Single supply operation (4.5V-6.3V)
- Low current drain (6 mA max)
- Internal binary counter register with MICROWIRE™ serial I/O capability
- General purpose and TRI-STATE® outputs
- LSTTL/CMOS compatible in and out
- Direct drive of LED digit and segment lines
- Software/hardware compatible with other members of COP400 family



# COP410L/COP411L

# **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin Relative to GND	-0.5V to +10V
Ambient Operating Temperature	0°C to +70°C
Ambient Storage Temperature	-65°C to +150°C
Lead Temperature	
(Soldering, 10 seconds)	300°C

Power Dissipation	
COP410L	0.75W at 25°C
	0.4W at 70°C
COP411L	0.65W at 25°C
	0.3W at 70°C
Total Source Current	120 mA
Total Sink Current	100 mA
Note: Absolute maximum rating which damage to the device may cal specifications are not ensure vice at absolute maximum ratings	occur. DC and AC electri-

# DC Electrical Characteristics $0^{\circ}C \le T_A \le +70^{\circ}C$ , $4.5V \le V_{CC} \le 6.3V$ unless otherwise noted

Parameter	Parameter Conditions		Max	Units	
Standard Operating Voltage (V <sub>CC</sub> )	(Note 1)	4.5	6.3	v	
Power Supply Ripple	Peak to Peak		0.5	v	
Operating Supply Current	All Inputs and Outputs Open		6	mA	
Input Voltage Levels					
CKI Input Levels					
Ceramic Resonator Input (+8)					
Logic High (V <sub>IH</sub> )	V <sub>CC</sub> = Max	3.0		V	
Logic High (V <sub>IH</sub> )	$V_{CC} = 5V \pm 5\%$	2.0		l v	
Logic Low (V <sub>IL</sub> )		-0.3	0.4	v	
Schmitt Trigger Input (÷4)					
Logic High (V <sub>IH</sub> )		0.7 V <sub>CC</sub>	1	V V	
Logic Low (V <sub>IL</sub> )		-0.3	0.6	V	
RESET Input Levels	(Schmitt Trigger Input)				
Logic High		0.7 V <sub>CC</sub>		V	
Logic Low		-0.3	0.6	v	
SO Input Level (Test Mode)	(Note 2)	2.0	2.5	v	
All Other Inputs					
Logic High	V <sub>CC</sub> = Max	3.0	}	v	
Logic High	With TTL Trip Level Options	2.0		v	
Logic Low	Selected, $V_{CC} = 5V \pm 5\%$	-0.3	0.8	V	
Logic High	With High Trip Level Options	3.6		v	
Logic Low	Selected	-0.3	1.2	V	
Input Capacitance			7	pF	
Hi-Z Input Leakage		-1	+1	μΑ	
Output Voltage Levels					
LSTTL Operation	$V_{CC} = 5V \pm 10\%$				
Logic High (V <sub>OH</sub> )	$I_{OH} = -25 \mu A$	2.7	ł	v	
Logic Low (V <sub>OL</sub> )	$I_{OL} = 0.36 \text{ mA}$		0.4	v	
CMOS Operation (Note 3)		{			
Logic High	I <sub>OH</sub> = −10 μA	V <sub>CC</sub> – 1		v	
Logic Low	$I_{OL} = +10 \mu A$	1	0.2	( v	

Note 2: SO output "0" level must be less than 0.8V for normal operation.

Note 3: TRI-STATE® and LED configurations are excluded.

# COP410L/COP411L

# DC Electrical Characteristics $0^{\circ}C \le T_A \le +70^{\circ}C$ , 4.5V $\le V_{CC} \le 6.3V$ unless otherwise noted (Continued)

Parameter	Parameter Conditions Min		Max	Units	
Output Current Levels					
Output Sink Current					
SO and SK Outputs (IOL)	$V_{CC} = 6.3V, V_{OL} = 0.4V$	1.2		mA	
	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.9		mA	
$L_0 - L_7$ Outputs, $G_0 - G_3$ and	$V_{CC} = 6.3V, V_{OL} = 0.4V$	0.4		mA	
LSTTL D0-D3 Outputs (IOL)	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.4		mA	
$D_0 - D_3$ Outputs with High	$V_{CC} = 6.3V, V_{OL} = 1.0V$	11		mA	
Current Options (I <sub>OL</sub> )	$V_{CC} = 4.5V, V_{OL} = 1.0V$	7.5		mA	
$D_0 - D_3$ Outputs with Very	$V_{CC} = 6.3V, V_{OL} = 1.0V$	22		mA	
High Current Options (I <sub>OL</sub> )	$V_{CC} = 4.5V, V_{OL} = 1.0V$	. 15		mA	
CKI (Single-Pin RC Oscillator)	$V_{CC} = 4.5V, V_{IH} = 3.5V$	2		mA	
СКО	$V_{\rm CC} = 4.5 V, V_{\rm OL} = 0.4 V$	0.2		mA	
Output Source Current					
Standard Configuration,	$V_{CC} = 6.3V, V_{OH} = 2.0V$	-75	-480	μΑ	
All Outputs (I <sub>OH</sub> )	$V_{\rm CC} = 4.5 V, V_{\rm OH} = 2.0 V$	-30	-250	μΑ	
Push-Pull Configuration	$V_{\rm CC} = 6.3 V, V_{\rm OH} = 2.4 V$	-1.4		mA	
SO and SK Outputs (I <sub>OH</sub> )	$V_{CC} = 4.5V, V_{OH} = 1.0V$	-1.2	1	mA	
LED Configuration, $L_0 - L_7$	$V_{\rm CC} = 6.0 V, V_{\rm OH} = 2.0 V$	-1.5	-13	mA	
Outputs, Low Current					
Driver Option (I <sub>OH</sub> )					
LED Configuration, $L_0 - L_7$	$V_{CC} = 6.0V, V_{OH} = 2.0V$	-3.0	-25	mA	
Outputs, High Current					
Driver Option (I <sub>OH</sub> )		0.0			
TRI-STATE Configuration, L <sub>0</sub> -L <sub>7</sub> Outputs, Low	$V_{CC} = 6.3V, V_{OH} = 3.2V$ $V_{CC} = 4.5V, V_{OH} = 1.5V$	0.8 0.9		mA mA	
Current Driver Option (I <sub>OH</sub> )	• • • • • • • • • • • • • • • • • • •	-0.3	l		
TRI-STATE Configuration,	V <sub>CC</sub> = 6.3V, V <sub>OH</sub> = 3.2V	-1.6		mA	
$L_0 - L_7$ Outputs, High	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-1.8		mA	
Current Driver Option (I <sub>OH</sub> )					
Input Load Source Current	$V_{CC} = 5.0V, V_{IL} = 0V$	-10	- 140	μΑ	
CKO Output					
RAM Power Supply Option	V <sub>R</sub> = 3.3V		1.5	mA	
Power Requirement	vH = 0.0V		1.5		
TRI-STATE Output Leakage					
Current		-2.5	+2.5	μΑ	
Total Sink Current Allowed	<b></b>				
All Outputs Combined		1	100	mA	
D Port			100	mA	
L7-L4, G Port			4	mA	
L3-L0		1	4	mA m	
Any Other Pin		1	2.0	mA (	
Total Source Current Allowed			1		
All I/O Combined		. ·	120	mA	
L7-L4			60	mA	
L <sub>3</sub> -L <sub>0</sub> Each L Bin	Į	4	60	mA mA	
Each L Pin		l	25 1.5	mA mA	

# COP310L/COP311L

# Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin Relative to GND	-0.5V to +10V
Ambient Operating Temperature	-40°C to +85°C
Ambient Storage Temperature	-65°C to +150°C
Lead Temperature	
(Soldering, 10 seconds)	300°C

Power Dissipation	
COP310L	0.75W at 25°C
	0.25W at 85°C
COP311L	0.65W at 25°C
	0.20W at 85°C
Total Source Current	120 mA
Total Sink Current	100 mA
Note: Absolute maximum ratings which damage to the device may o	

which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

#### DC Electrical Characteristics $-40^{\circ}C \le T_A \le +85^{\circ}C$ , $4.5V \le V_{CC} \le 5.5V$ unless otherwise noted

Parameter	Conditions		Max	Units	
Standard Operating Voltage (V <sub>CC</sub> )	(Note 1)	4.5	5.5	v	
Power Supply Ripple	Peak to Peak		0.5	v	
Operating Supply Current	All Inputs and Outputs Open		8	mA	
Input Voltage Levels					
Ceramic Resonator Input (÷8)	1				
Crystal Input	1 . !				
Logic High (V <sub>IH</sub> )	V <sub>CC</sub> = Max	3.0		v	
Logic High (V <sub>IH</sub> )	$V_{CC} = 5V \pm 5\%$	2.2		v	
Logic Low (VIL)	1	-0.3	0.3	· V	
Schmitt Trigger Input (÷4)	1		1 1		
Logic High (VIH)	1	0.7 V <sub>CC</sub>		v	
Logic Low (VIL)		-0.3	0.4	v	
RESET Input Levels	(Schmitt Trigger Input)	1	[ ]		
Logic High		0.7 V <sub>CC</sub>	1	v	
Logic Low	'''''''''''''''''''''''''''''''''''''	-0.3	0.4	v	
SO Input Level (Test Mode)	(Note 2)	2.2	2.5	Ý	
All Other Inputs	1	{	1 1		
Logic High	V <sub>CC</sub> = Max	3.0		v	
Logic High	With TTL Trip Level Options	2.2		v	
Logic Low	Selected, $V_{CC} = 5V \pm 5\%$	-0.3	0.6	V	
Logic High	With High Trip Level Options	3.6		v	
Logic Low	Selected	-0.3	1.2	v	
Input Capacitance		1	7	pF	
Hi-Z Input Leakage		-2	+2	μΑ	
Output Voltage Levels					
LSTTL Operation	$V_{CC} = 5V \pm 10\%$				
Logic High (V <sub>OH</sub> )	$I_{OH} = -20 \mu A$	2.7		v	
Logic Low (V <sub>OL</sub> )	I <sub>OL</sub> = 0.36 mA		0.4	V	
CMOS Operation (Note 3)					
Logic High	I <sub>OH</sub> = −10 μA	V <sub>CC</sub> – 1		v	
Logic Low	$I_{OL} = +10 \mu A$		0.2	V	

Note 1: V<sub>CC</sub> voltage change must be less than 0.5V in a 1 ms period to maintain proper operation.

Note 2: SO output "0" level must be less than 0.6V for normal operation.

Note 3: TRI-STATE and LED configurations are excluded.

# COP310L/COP311L

### DC Electrical Characteristics (Continued)

 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +85^{\circ}\text{C}, 4.5\text{V} \leq \text{V}_{\text{CC}} \leq 5.5\text{V}$  unless othewise noted

Parameter	Parameter Conditions Min		Max	Units	
Output Current Levels					
Output Sink Current					
SO and SK Outputs (IOL)	$V_{CC} = 5.5V, V_{OL} = 0.4V$	1.0		mA	
	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.8		mA	
$L_0 - L_7$ Outputs, $G_0 - G_3$ and	$V_{CC} = 5.5V, V_{OL} = 0.4V$	0.4		mA	
LSTTL D0-D3 Outputs (IOL)	$V_{\rm CC} = 4.5 V, V_{\rm OL} = 0.4 V$	0.4		mA	
D <sub>0</sub> -D <sub>3</sub> Outputs with High	$V_{CC} = 5.5V, V_{OL} = 1.0V$	9		mA	
Current Options (I <sub>OL</sub> )	$V_{CC} = 4.5V, V_{OL} = 1.0V$	7		mA	
D <sub>0</sub> -D <sub>3</sub> Outputs with Very	$V_{CC} = 5.5V, V_{OL} = 1.0V$	18		mA mA	
High Current Options (I <sub>OL</sub> )	$V_{CC} = 4.5V, V_{OL} = 1.0V$	14		mA mA	
CKI (Single-Pin RC Oscillator) CKO	$V_{CC} = 4.5V, V_{IH} = 3.5V$ $V_{CC} = 4.5V, V_{OL} = 0.4V$	1.5 0.2		mA mA	
Output Source Current					
Standard Configuration,	$V_{CC} = 5.5V, V_{OH} = 2.0V$	- 55	-600	μΑ	
All Outputs (I <sub>OH</sub> )	$V_{CC} = 4.5V, V_{OH} = 2.0V$	-28	-350	μΑ	
Push-Pull Configuration	$V_{\rm CC} = 5.5V, V_{\rm OH} = 2.0V$	-1.1		mA	
SO and SK Outputs (I <sub>OH</sub> )	$V_{CC} = 4.5V, V_{OH} = 1.0V$	-1.2	1	mA	
LED Configuration, $L_0 - L_7$	$V_{\rm CC} = 5.5 V, V_{\rm OH} = 2.0 V$	-0.7	- 15	μΑ	
Outputs, Low Current Driver Option (I <sub>OH</sub> )					
LED Configuration, $L_0 - L_7$	$V_{CC} = 5.5V, V_{OH} = 2.0V$	-1.4	-30	μΑ	
Outputs, High Current Driver Option (I <sub>OH</sub> )					
TRI-STATE Configuration,	$V_{CC} = 5.5V, V_{OH} = 2.7V$	-0.6		mA	
L0-L7 Outputs, Low	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-0.9		mA	
Current Driver Option (I <sub>OH</sub> )					
TRI-STATE Configuration,	$V_{CC} = 5.5V, V_{OH} = 2.7V$	-1.2		mA	
L <sub>0</sub> -L <sub>7</sub> Outputs, High	$V_{\rm CC} = 4.5V, V_{\rm OH} = 1.5V$	- 1.8		mA	
Current Driver Option (I <sub>OH</sub> )		-10	200		
Input Load Source Current	$V_{CC} = 5.0V, V_{IL} = 0V$	- 10	-200	μΑ	
CKO Output RAM Power Supply Option	V <sub>B</sub> = 3.3V		2.0	mA	
Power Requirement	VH - 3.5V		2.0		
TRI-STATE Output Leakage	<u> </u>				
Current		-5	+5	μΑ	
Total Sink Current Allowed			1		
All Outputs Combined			100	mA	
D Port			100	mA	
L7-L4, G Port			4	mA	
L <sub>3</sub> -L <sub>0</sub>			4	mA	
Any Other Pins		1	1.5	mA	
Total Source Current Allowed					
All I/O Combined			120	mA	
L7-L4	}	1	60	mA	
$L_3-L_0$			60	mA	
Each L Pin		1	25	mA	
Any Other Pins	1	1	1.5	1	

<b>()</b>
0
Ŧ
~
=
2
<u> </u>
2
Ω
0
<b>H</b>
~
**
-
=
$\geq$
Q
0
Ť
പ്
~
=
$\underline{2}$
<b></b>
$\geq$
Q.
0
Ť
പ്
~
_
=

## **AC Electrical Characteristics**

COP410L/411L: 0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C, 4.5V  $\leq$  V<sub>CC</sub>  $\leq$  6.3V unless otherwise noted COP310L/311L:  $-40^{\circ}$ C  $\leq$  T<sub>A</sub>  $\leq$  +85°C, 4.5V  $\leq$  V<sub>CC</sub>  $\leq$  5.5V unless otherwise noted

Parameter	Condit	lons	Min	Max	Units
Instruction Cycle Time — t <sub>C</sub>			16	40	μs
СКІ				}	
Input Frequency — f	÷8 Mode		0.2	0.5	MHz
	÷4 Mode		0.1	0.25	MHz
Duty Cycle			30	60	%
Rise Time	í₁ = 0.5 MHz			500	ns
Fall Time				200	ns
CKI Using RC (÷4)	$R = 56 k\Omega \pm 5\%$			}	
(Note 1)	C = 100 pF ±10%				
Instruction Cycle Time			16	28	μs
CKO as SYNC Input					
tsync			400		ns
INPUTS					
G3-G0, L7-L0					
<sup>t</sup> SETUP			8.0		μs
<sup>t</sup> HOLD			1.3		μs
SI					
tSETUP			2.0		μs us
	Test O I'lling		1.0		μs
OUTPUT PROPAGATION DELAY	Test Condition: C <sub>1</sub> = 50 pF, R <sub>1</sub> = 20	$10 V_{0} = 15V$			
SO, SK Outputs	0[ - 30 pr , n[ - 20	1.54 VII - 1.54			
tpd1, tpd0				4.0	μs
					, <b>"</b> μο
All Other Outputs			1	1	
All Other Outputs tpd1, tpd0 Note 1: Variation due to the device included. Connection Diagrams				5.6	μs
t <sub>pd1</sub> , t <sub>pd0</sub> Note 1: Variation due to the device included. Connection Diagrams SO Wide and DIP GND 1 2	24 D0 23 D1	L4	2 1	DIP 20L5 19L6	μs
tpd1, tpd0 Note 1: Variation due to the device included. Connection Diagrams SO Wide and DIP GND 1 CK0 2 GND 1 2 GND 1 2 GND 2 3	24 D0 23 D1 22 D2	L4 V <sub>CC</sub> L3	1 2 2 1 3 1	DIP 20L5 19L6 18L7	μς
tpd1, tpd0 Note 1: Variation due to the device included. Connection Diagrams SO Wide and DIP CK0 2 CK1 4 RESET 4 L7 5	24 D0 23 D1 22 D2 21 D3 20 G3	L4	1 2 2 1 3 1 4 1 5 COP411L/ 1	DIP 20L5 19L6	μS
tpd1, tpd0 Note 1: Variation due to the device included. Connection Diagrams SO Wide and DIP CK0 2 CK1 3 RESET 5 L7 5 COPPED	24 00 23 01 22 02 21 03 20 63 19 62	L4 V <sub>CC</sub> L3 L2 L1 L0	1 2 2 1 3 1 4 1 5 COP411L/ 6 COP311L	DIP 20 L5 19 L6 18 L7 17 RESET 16 CK1 15 00	μS
tpd1, tpd0 Note 1: Variation due to the device included. Connection Diagrams SO Wide and DIP GND 1 CK0 2 CK1 3 RESET 4 L7 5 COP410L	24 D0 23 D1 22 D2 21 D3 20 G3	L4 V <sub>CC</sub> L3 L2 L1	1 2 2 1 3 1 4 5 6 COP411L/ 6 COP311L 1 7	DIP 20 1.5 19 1.6 18 1.7 16 CKI	μS
tpd1, tpd0 Note 1: Variation due to the device included. Connection Diagrams SO Wide and DIP CK0 2 CK0 2 CK1 4 L5 6 COP410L L5 7 COP310L UCC 9	24 00 23 01 22 02 21 03 20 63 7 19 62 18 61 17 60 16 SK	L4 V <sub>CC</sub> L3 L2 L1 L1 S0 S0 SK	1 2 2 1 3 1 4 5 5 COP411L/ 1 6 COP311L 1 7 8 9	DIP 20 L5 19 L6 18 L7 17 RESET 16 CKI 15 D0 14 D1 13 G2 12 G1	μ
tpd1, tpd0 Note 1: Variation due to the device included. Connection Diagrams SO Wide and DIP CND 1 CK0 2 CK1 3 RESET 4 L7 5 COP410L L4 8 COP410L L4 8	24 D0 23 D1 22 D2 21 D3 20 G3 7 19 G1 17 G0	L4 V <sub>CC</sub> L3 L2 L1 L0 SI SI	1 2 2 1 3 1 4 5 5 COP411L/ 1 6 COP311L 1 7 8 9	DIP 20 L5 19 L6 18 L7 17 RESET 16 CK1 15 D0 14 D1 13 G2 12 G1 11 G0	<u></u>
tpd1, tpd0 Note 1: Variation due to the device included. Connection Diagrams SO Wide and DIP GND 1 CK0 2 CK1 3 RESET 4 L7 5 L6 C0P410L L5 7 C0P410L L5 7 C0P410L L5 7 C0P410L L4 8 VCC 9 L3 10	24 00 23 01 22 02 21 03 20 63 7 19 62 18 61 17 60 16 5K 15 50 14 51 13 L0	L4 V <sub>CC</sub> L3 L1 L1 SI SO SO GND	1 2 2 3 1 4 5 COP411L/ 6 COP311L 1 7 8 9 10	DIP 20 L5 19 L6 18 L7 17 RESET 16 CK1 15 D0 14 D1 13 G2 12 G1 11 G0	μS
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	24 00 23 01 22 02 21 03 20 63 7 19 62 18 61 17 60 15 50 14 51 13 L0 TL/DD/6919-2	L4 V <sub>CC</sub> L3 L2 L1 L0 SI SO SK GND	1 22 2 3 4 5 COP411L/ 6 COP311L 1 7 8 9 10 Top View	DIP 20 L5 19 L6 18 L7 17 RESET 16 CK1 15 O0 14 D1 13 G2 12 G1 11 G0 T	rL/DD/6919-3
tpd1, tpd0 Note 1: Variation due to the device included. Connection Diagrams SO Wide and DIP CND 1 CK0 2 CK1 3 RESET 4 L7 5 CCP410L L5 7 COP410L L5 7 COP410L L5 7 COP410L L2 11 L1 12 Top Vie	24 D0 23 D1 22 D2 21 D3 20 G3 7 19 G2 18 G1 17 G0 16 SK 15 S0 14 S1 13 L0 TL/DD/6919-2	L4 V <sub>CC</sub> L3 L1 L1 L0 S1 S0 SK GND Order Number COF	1 22 2 3 4 5 COP411L/ 6 COP311L 1 7 8 9 10 Top View	DIP 20 15 19 16 18 17 16 CKI 15 00 14 01 13 62 12 61 11 60 07 COP411L-	7L/DD/6919-3 XXX/D
tpd1, tpd0 Note 1: Variation due to the device included. Connection Diagrams SO Wide and DIP GND 1 CK0 2 CK1 3 RESET 4 L7 5 COP410L L5 7 COP410L L5 7 COP410L COP41	24 D0 23 D1 22 D2 21 D3 20 G3 7 19 G2 18 G1 17 G0 15 S0 14 S1 13 L0 TL/DD/6919-2 W K/D or COP410L-XXX/D	L4 V <sub>CC</sub> L3 L1 L1 L0 S1 S0 SK GND Order Number COF	1 2 2 3 4 5 COP411L/ 5 COP411L/ 7 8 9 10 Top View P311L-XXX/D etic Package	DIP 20	rL/DD/6919-3 XXX/D C
tpd1. tpd0 Note 1: Variation due to the device included. Connection Diagrams SO Wide and DIP CND 1 CK0 2 CK1 3 RESET 4 L7 5 CC7 COP410L L5 7 COP410L L5 7 COP410L CC CC CC CC CC CC CC CC CC C	24 00 23 01 22 02 21 03 20 63 7 19 62 18 61 15 50 14 51 13 L0 TL/DD/6919-2 20 K/D or COP410L-XXX/D age Number D24C	U1 U2 U1 U1 U1 U1 U1 U1 U1 U1 U1 U1	1 2 2 3 4 5 COP411L/ 5 COP411L/ 7 8 9 10 Top View P311L-XXX/D etic Package	DIP 20 15 19 16 18 17 17 RESET 16 CKI 15 00 13 62 12 61 11 60 or COP411L- Number D244 or COP411L-	(L/DD/6919–3 XXX/D C XXX/N
tpd1. tpd0 Note 1: Variation due to the device included. Connection Diagrams SO Wide and DIP CND 1 CK0 2 CK1 3 RESET 4 L7 5 COPATIOL L5 7 COPATIOL L4 8 VCC 9 L3 10 L2 11 L1 12 Top Vit Order Number COP310L-XXX See NS Hermetic Pack	24 00 23 01 22 02 21 03 20 63 7 19 62 18 61 17 60 15 50 14 51 13 L0 TL/DD/6919-2 3W K/D or COP410L-XXX/D age Number D24C K/N or COP410L-XXX/N	U1 U2 U1 U1 U1 U1 U1 U1 U1 U1 U1 U1	1 2 2 3 4 5 6 C0P411L/ 7 8 9 10 Top View 2311L-XXX/D etic Package 2311L-XXX/N	DIP 20 15 19 16 18 17 17 RESET 16 CKI 15 00 13 62 12 61 11 60 or COP411L- Number D244 or COP411L-	(L/DD/6919-3 XXX/D C XXX/N
tpd1, tpd0 Note 1: Variation due to the device included. Connection Diagrams SO Wide and DIP GND 1 CKG 2 CKG 3 RESET 4 L7 5 COP410L L5 7 COP410L L5 7 COP410L COP410L CA COP410L CA COP410L CA COP410L CA COP410L CA COP410L CA COP410L CA COP410L CA COP410L CA COP410L CA COP410L CA COP410L CA COP410L CA COP410L CA COP410L CA COP410L CA CA CA COP410L CA CA CA CA CA CA CA CA CA CA	24 00 23 01 22 02 21 03 20 63 7 19 62 18 61 17 60 15 50 14 51 13 L0 TL/DD/6919-2 3W K/D or COP410L-XXX/D age Number D24C K/N or COP410L-XXX/N	Ut Ucc L3 L2 L1 L1 L0 S0 SK GND Order Number COF See NS Herm Order Number COF See NS Moto	1 2 2 3 4 5 6 C0P411L/ 7 8 9 10 Top View 2311L-XXX/D etic Package 2311L-XXX/N	DIP 20 15 19 16 18 17 17 RESET 16 CKI 15 00 13 62 12 61 11 60 or COP411L- Number D244 or COP411L-	(L/DD/6919–3 XXX/D C XXX/N
tpd1, tpd0 Note 1: Variation due to the device included. Connection Diagrams SO Wide and DIP GND 1 CKN 2 CKN 3 RESET 4 L7 5 COP410L L5 7 COP410L L5 7 COP410L	24 00 23 01 22 02 21 03 20 63 7 19 62 18 61 17 60 15 50 14 51 13 L0 TL/DD/6919-2 3W K/D or COP410L-XXX/D age Number D24C K/N or COP410L-XXX/N Ige Number N24A	Ut Ucc L3 L2 L1 L1 L0 S0 SK GND Order Number COF See NS Herm Order Number COF See NS Moto	1 2 2 3 4 5 6 C0P411L/ 7 8 9 10 Top View 2311L-XXX/D etic Package 2311L-XXX/N	DIP 20 15 19 16 18 17 17 RESET 16 CKI 15 00 13 62 12 61 11 60 or COP411L- Number D244 or COP411L-	(L/DD/6919-3 XXX/D C XXX/N
tpd1, tpd0 Note 1: Variation due to the device included. Connection Diagrams SO Wide and DIP	24 00 23 01 22 02 21 03 20 63 7 19 62 18 61 17 60 15 50 14 51 13 L0 TL/DD/6919-2 20 W K/D or COP410L-XXX/D age Number D24C K/N or COP410L-XXX/N Ige Number N24A FIGUR	Ut Ucc L3 L2 L1 L1 L0 S0 SK GND Order Number COF See NS Herm Order Number COF See NS Moto	1 22 3 1 4 5 COP411L/ 6 COP311L 1 7 8 1 9 10 Top View 2311L-XXX/D etic Package N 24 2 1 10	DIP 20 15 19 16 18 17 17 RESET 16 CKI 15 00 13 62 12 61 11 60 or COP411L- Number D244 or COP411L-	(L/DD/6919-3 XXX/D C XXX/N
tpd1, tpd0 Note 1: Variation due to the device included. Connection Diagrams SO Wide and DIP GND 1 2 CKi 3 RESET 4 L7 5 COP410L L5 7 COP410L L5 7 COP410L COP410	24 00 23 01 22 02 21 03 20 63 7 19 62 18 61 17 60 15 50 14 51 13 L0 TL/DD/6919-2 W K/D or COP410L-XXX/D age Number D24C K/N or COP410L-XXX/N Ige Number N24A FIGUR	Ut Ut Ut Ut Ut Ut Ut Ut Ut Ut	1 22 2 1 3 4 5 C0P311L 7 1 8 9 10 Top View 2311L-XXX/D etic Package 2311L-XXX/N ied Package N Desc Scillator input	DIP 15 17 17 17 17 17 17 17 17 17 17	rL/DD/6919-3 XXX/D C XXX/N
tpd1, tpd0 Note 1: Variation due to the device included. Connection Diagrams SO Wide and DIP GND 1 2 CKi 3 RESET 4 L7 5 COP410L L5 7 COP410L L5 8 COP410L L5 7 COP410L L5 7 COP410L COP	24 00 23 01 22 02 21 03 20 63 7 19 62 18 61 17 60 15 50 14 51 13 L0 TL/DD/6919-2 W K/D or COP410L-XXX/D age Number D24C K/N or COP410L-XXX/N Ige Number N24A FIGUR	L4 Vcc L3 L2 L1 L1 So So So So So So So So So So So So So	1 22 2 1 3 4 5 COP411L/ 6 COP311L 7 1 8 9 10 Top View P311L-XXX/D retic Package P311L-XXX/N fed Package N Desc Scillator input scillator output	DIP 19 L5 19 L6 18 L7 17 RESET 16 CKI 15 00 14 D1 13 G2 12 G1 11 G0 14 OT 14 OT 14 OT 14 OT 15 OT 14 OT 14 OT 15 OT 14 OT 14 OT 14 OT 15 OT 14 OT 15 OT 16 CKI 16 CKI 17 OT 17 OT 18 OT 19 OT 10 OT 10 OT 10 OT 11 OT 10 OT 11 OT 10 OT 11 OT	rL/DD/6919-3 XXX/D C XXX/N
tpd1, tpd0 Note 1: Variation due to the device included. Connection Diagrams SO Wide and DIP GND 1 2 CKi 3 RESET 4 L7 5 COP410L L5 7 COP410L L5 7 COP410L CO	24 00 23 01 22 02 21 03 20 63 7 19 62 18 61 17 60 15 50 14 51 13 L0 TL/DD/6919-2 29W K/D or COP410L-XXX/D age Number D24C K/N or COP410L-XXX/N Ige Number N24A FIGUR n IRI-STATE G0 for COP411L)	L4 Vcc L3 L2 L1 L1 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0	1 22 2 1 3 4 5 COP411L/ 6 COP311L 7 8 9 10 Top View P311L-XXX/D retic Package P311L-XXX/N fed Package N Desc: scillator input scillator output ut) (COP410L	DIP 19 L5 19 L6 18 L7 17 RESET 16 CKI 15 00 14 D1 13 G2 12 G1 11 G0 14 OT 14 OT 14 OT 14 OT 15 OT 14 OT 14 OT 15 OT 14 OT 14 OT 14 OT 15 OT 14 OT 15 OT 16 CKI 16 CKI 17 OT 17 OT 18 OT 19 OT 10 OT 10 OT 10 OT 11 OT 10 OT 11 OT 10 OT 11 OT	rL/DD/6919-3 XXX/D C XXX/N
tpd1, tpd0 Note 1: Variation due to the device included. Connection Diagrams SO Wide and DIP GND 1 2 CKI 3 RESET 4 L7 5 COP410L L5 7 COP410L L5 7 COP410L COP	24 00 23 01 22 02 21 03 20 63 7 19 62 18 61 17 60 15 50 14 51 13 L0 TL/DD/6919-2 29W K/D or COP410L-XXX/D age Number D24C K/N or COP410L-XXX/N Ige Number N24A FIGUR n IRI-STATE G0 for COP411L)	Uta Uta Uta Uta Uta Uta Uta Uta	1 22 3 4 5 C0P411L/ 6 C0P311L 7 8 9 10 Top View P311L-XXX/D retic Package P311L-XXX/N retic Package N Desc scillator input scillator output ut) (COP410L set input	DIP 19 L5 19 L6 18 L7 17 RESET 16 CKI 15 00 14 D1 13 G2 12 G1 11 G0 14 OT 14 OT 14 OT 14 OT 15 OT 14 OT 14 OT 15 OT 14 OT 14 OT 14 OT 15 OT 14 OT 15 OT 16 CKI 16 CKI 17 OT 17 OT 18 OT 19 OT 10 OT 10 OT 10 OT 11 OT 10 OT 11 OT 10 OT 11 OT	rL/DD/6919-3 XXX/D C XXX/N
tpd1, tpd0 Note 1: Variation due to the device included. Connection Diagrams SO Wide and DIP GND 1 2 CKI 3 RESET 4 L7 5 COP410L L7 COP410L L7	24 00 23 01 22 02 21 03 20 63 7 19 62 663 7 19 62 16 5K 15 50 14 51 13 L0 TL/DD/6919-2 3W X/D or COP410L-XXX/D age Number D24C X/N or COP410L-XXX/N Ige Number N24A FIGUR n rRI-STATE G0 for COP411L) 1-D0 for COP411L)	L4 Vcc L3 L2 L1 L1 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0 S0	1 22 3 4 5 C0P411L/ 6 C0P311L 7 8 9 10 Top View P311L-XXX/D retic Package P311L-XXX/N retic Package N Desc scillator input scillator output ut) (COP410L set input	DIP 19 L5 19 L6 18 L7 17 RESET 16 CKI 15 00 14 D1 13 G2 12 G1 11 G0 14 OT 14 OT 14 OT 14 OT 15 OT 14 OT 14 OT 15 OT 14 OT 14 OT 14 OT 15 OT 14 OT 15 OT 16 CKI 16 CKI 17 OT 17 OT 18 OT 19 OT 10 OT 10 OT 10 OT 11 OT 10 OT 11 OT 10 OT 11 OT	rL/DD/6919-3 XXX/D C XXX/N



**FIGURE 3a. Synchronization Timing** 

## **Functional Description**

A block diagram of the COP410L is given in *Figure 1*. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2V). When a bit is reset, it is a logic "0" (less than 0.8V).

All functional references to the COP410L/COP411L also apply to the COP310L/COP311L.

#### **PROGRAM MEMORY**

Program Memory consists of a 512-byte ROM. As can be seen by an examination of the COP410L/411L instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 8 pages of 64 words each.

ROM addressing is accomplished by a 9-bit PC register. Its binary value selects one of the 512 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 9-bit binary count value. Two levels of subroutine nesting are implemented by the 9-bit subroutine save registers, SA and SB, providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

#### DATA MEMORY

Data memory consists of a 128-bit RAM, organized as 4 data registers of 8 4-bit digits. RAM addressing is implemented by a 6-bit B register whose upper 2 bits (Br) select 1 of 4 data registers and lower 3 bits of the 4-bit Bd select 1 of 8 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it

may also be loaded into the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the XAD 3,15 instruction. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs. The most significant bit of Bd is not used to select a RAM digit. Hence each physical digit of RAM may be selected by two different values of Bd as shown in *Figure 4* below. The skip condition for XIS and XDS instructions will be true if Bd changes between 0 and 15, but NOT between 7 and 8 (see Table III).



Physical RAM Digit Mapping

#### Functional Description (Continued)

#### **INTERNAL LOGIC**

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Bd portion of the B register, to load 4 bits of the 8-bit Q latch data, to input 4 bits of the 8-bit L I/O port data and to perform data exchanges with the SIO register.

A 4-bit adder performs the arithmetic and logic functions of the COP410L/411L, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)

The G register contents are outputs to 4 general-purpose bidirectional I/O ports.

The Q register is an internal, latched, 8-bit register, used to hold data loaded from M and A, as well as 8-bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction.)

The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the Sa-Sg and decimal point segments of the display.

The SIO register functions as a 4-bit serial-in serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.

The XAS instruction copies C into the SKL Latch. In the counter mode, SK is the output of SKL in the shift register mode, SK outputs SKL ANDed with internal instruction cycle clock.

The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (ENa-ENo).

1. The least significant bit of the enable register, ENo, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With EN0 set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse ("1" to "0") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN<sub>3</sub>. With EN<sub>0</sub> reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.

- 2. EN1 is not used. It has no effect on COP410L/COP411L operation.
- 3. With EN2 set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN2 disables the L drivers, placing the L I/O ports in a high-impedance input state.
- 4. EN<sub>3</sub>, in conjunction with EN<sub>0</sub>, affects the SO output. With EN0 set (binary counter option selected) SO will output the value loaded into EN3. With EN0 reset (serial shift register option selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN3 with the serial shift register option selected disables SO as the shift register output: data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "0." Table I provides a summary of the modes associated with EN<sub>3</sub> and EN<sub>0</sub>.

#### INITIALIZATION

The Reset Logic will initialize (clear) the device upon powerup if the power supply rise time is less than 1 ms and greater than 1 µs. If the power supply rise time is greater than 1 ms, the user must provide an external RC network and diode to the RESET pin as shown below (Figure 5). The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to V<sub>CC</sub>. Initialization will occur whenever a logic "0" is applied to the RESET input, provided it stays low for at least three instruction cycle times.



FIGURE 5. Power-Up Clear Circuit

EN <sub>3</sub>	EN <sub>0</sub>	SIO	SI	SO	SK
0	0	Shift Register	Input to Shift Register	0	If SKL = 1, SK = Clock If SKL = 0, SK = 0
1	0	Shift Register	Input to Shift Register	Serial Out	If SKL = 1, SK = Clock If SKL = 0, SK = 0
0	1	Binary Counter	Input to Binary Counter	0	If SKL = 1, SK = 1 If SKL = 0, SK = 0
1	1	<b>Binary Counter</b>	Input to Binary Counter	1	If SKL = 1, SK = 1 If SKL = 0, SK = 0

#### Functional Description (Continued)

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. *Data Memory (RAM) is not cleared upon initialization.* The first instruction at address 0 must be a CLRA.



Ceramic Resonator Oscillator

Resonator		Compone	ents Values	5
_Value	<b>R1 (</b> Ω)	<b>R2 (</b> Ω)	C1 (pF)	C2 (pF)
455 kHz	4.7k	1M	220	220
	RC Cont	rolled Osc	illator	
R (kΩ) C (pF) Instruction In μs		Time		

Note:  $200 \text{ k}\Omega \ge R \ge 25 \text{ k}\Omega$ .  $360 \text{ pF} \ge C \ge 50 \text{ pF}$ . Does not include tolerances.

19 ± 15%

19 ± 13%

100

56

#### FIGURE 6. COP410L/411L Oscillator

#### OSCILLATOR

51

82

There are three basic clock oscillator configurations available as shown by *Figure 6*.

- a. Resonator Controlled Oscillator. CKI and CKO are connected to an external ceramic resonator. The instruction cycle frequency equals the resonator frequency divided by 8. This is not available in the COP411L.
- **b. External Oscillator.** CKI is an external clock input signal. The external frequency is divided by 4 to give the instruction frequency time. CKO is now available to be used as the RAM power supply ( $V_R$ ), or no connection.

Note: No CKO on COP411L.

c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is available as the RAM power supply ( $V_R$ ) or no connection.

#### CKO PIN OPTIONS

In a resonator controlled oscillator system, CKO is used as an output to the resonator network. As an option, CKO can be a RAM power supply pin ( $V_R$ ), allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. Using no connection option is appropriate in applications where the COP410L system timing configuration does not require use of the CKO pin.

#### RAM KEEP-ALIVE OPTION

Selecting CKO as the RAM power supply ( $V_R$ ) allows the user to shut off the chip power supply ( $V_{CC}$ ) and maintain data in the RAM. To insure that RAM data integrity is maintained, the following conditions must be met:

- RESET must go low before V<sub>CC</sub> goes below spec during power-off; V<sub>CC</sub> must be within spec before RESET goes high on power-up.
- 2. During normal operation, V<sub>R</sub> must be within the operating range of the chip with (V<sub>CC</sub> 1)  $\leq$  V<sub>R</sub>  $\leq$  V<sub>CC</sub>.
- 3. V<sub>R</sub> must be  $\geq$  3.3V with V<sub>CC</sub> off.

#### I/O OPTIONS

COP410L/411L inputs and outputs have the following optional configurations, illustrated in *Figure 7*:

- a. Standard—an enhancement-mode device to ground in conjunction with a depletion-mode device to V<sub>CC</sub>, compatible with LSTTL and CMOS input requirements. Available on SO, SK, and all D and G outputs.
- b. Open-Drain—an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, and all D and G outputs.
- c. Push-Pull—an enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to  $V_{CC}$ . This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
- d. Standard L—same as a., but may be disabled. Available on L outputs only.
- e. Open Drain L--same as b., but may be disabled. Available on L outputs only.
- f. LED Direct Drive—an enhancement mode device to ground and to V<sub>CC</sub>, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (see Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display. Available on L outputs only.
- Note: Series current limiting resistors must be used if LEDs are driven directly and higher operating voltage option is selected.
- g. TRI-STATE Push-Pull—an enhancement-mode device to ground and V<sub>CC</sub>. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers. Available on L outputs only.

#### Functional Description (Continued)

h. An on-chip depletion load device to V<sub>CC</sub>.

I. A Hi-Z input which must be driven to a "1" or "0" by external components.

The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1–6, respectively). Minimum and maximum current ( $I_{OUT}$  and  $V_{OUT}$ ) curves are given in *Figure 8* for each of these devices to allow the designer to effectively use these I/O configurations in designing a COP410L/411L system.

The SO, SK outputs can be configured as shown in a., b., or c. The D and G outputs can be configured as shown in a. or b. Note that when inputting data to the G ports, the G outputs should be set to "1". The L outputs can be configured as in d., e., f., or g.

An important point to remember if using configuration d. or f. with the L drivers is that even when the L drivers are disabled, the depletion load device will source a small amount of current. (See *Figure 8*, device 2.) However, when the L port is used as input, the disabled depletion device CANNOT be relied on to source sufficient current to pull an input to a logic "1".

#### COP411L

If the COP410L is bonded as a 20-pin device, it becomes the COP411L, illustrated in *Figure 2*, COP410L/411L Connection Diagrams. Note that the COP411L does not contain D2, D3, G3, or CKO. Use of this option of course precludes use of D2, D3, G3, and CKO options. All other options are available for the COP411L.







#### Typical Performance Characteristics (Continued)





TL/DD/6919-18



FIGURE 8a. COP410L/COP411L Input/Output Characteristics



1-67

#### COP410L/411L Instruction Set

Table II is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table III provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP410L/411L instruction set.

Symbol	Definition	Symbo	Definition	
INTERN	AL ARCHITECTURE SYMBOLS	INSTRUCTION OPERAND SYMBOLS		
A	4-bit Accumulator	d	4-bit Operand Field, 0-15 binary (RAM Digit Select)	
В	6-bit RAM Address Register	r	2-bit Operand Field, 0-3 binary (RAM Register	
Br	Upper 2 bits of B (register address)		Select)	
Bd	Lower 4 bits of B (digit address)	a	9-bit Operand Field, 0-511 binary (ROM Address)	
С	1-bit Carry Register	y	4-bit Operand Field, 0-15 binary (Immediate Data)	
D	4-bit Data Output Port	RAM(s)	Contents of RAM location addressed by s	
EN	4-bit Enable Register	ROM(t)	Contents of ROM location addressed by t	
G	4-bit Register to latch data for G I/O Port		· · · ·	
L	8-bit TRI-STATE I/O Port	ODEDA	TIONAL SYMBOLS	
М	4-bit contents of RAM Memory pointed to by B			
	Register	. +	Plus	
PC	9-bit ROM Address Register (program counter)	-	Minus	
Q	8-bit Register to latch data for L I/O Port	$\rightarrow$	Replaces	
SA	9-bit Subroutine Save Register A	$\longleftrightarrow$	Is exchanged with	
SB	9-bit Subroutine Save Register B	=	Is equal to	
SIO	4-bit Shift Register and Counter	Ā	The one's complement of A	
SK	Logic-Controlled Clock Output	Ð	Exclusive-OR	
		:	Range of values	

#### TABLE III. COP410L/411L Instruction Set

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
ARITHMETI	C INSTRUC	TIONS				
ASC		30	0011 0000	$A + C + RAM(B) \rightarrow A$ Carry $\rightarrow C$	Carry	Add with Carry, Skip on Carry
ADD		31	0011 0001	A + RAM(B) → A	None	Add RAM to A
AISC	У	5-	0101 y	A + y → A	Carry	Add Immediate, Skip on Carry (y $\neq$ 0)
CLRA		00	0000 0000	$0 \rightarrow A$	None	Clear A
COMP		40	0100 0000	$\overline{A} \rightarrow A$	None	One's complement of A to A
NOP		44	0100 0100	None	None	No Operation
RC		32	0011 0010	"o" → C	None	Reset C
SC		22	0010 0010	"1" → C	None	Set C
XOR		02	0000 0010	A ⊕ RAM(B) → A	None	Exclusive-OR RAM with A

			TABLE III. CO	P410L/411L Instruction S	et (Continued)	
Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
TRANSFER	OF CONTR	OL INST	RUCTIONS			
JID		FF	1111   1111	$\begin{array}{l} ROM \left(PC_{8},A,M\right) \xrightarrow{} \\ PC_{7:0} \end{array}$	None	Jump Indirect (Note 2)
JMP	а	6- 	0110 000 a <sub>8</sub> a <sub>7:0</sub>	$a \rightarrow PC$	None	Jump
JP	а		1 <u>86:0</u> (pages 2,3 only)	$a \rightarrow PC_{6:0}$	None	Jump within Page (Note 3)
			or   <u>11  a<sub>5:0</sub>  </u> (all other pages)	$a \rightarrow PC_{5:0}$		
JSRP	а		10 a <sub>5:0</sub>	$PC + 1 \rightarrow SA \rightarrow SB$	None	Jump to Subroutine Page (Note 4)
				$\begin{array}{rcl} 010 & \longrightarrow & PC_{8:6} \\ a & \longrightarrow & PC_{5:0} \end{array}$		
JSR	а	6- 	0110   100   a <sub>8</sub> a <sub>7:0</sub>	$\begin{array}{c} PC + 1 \rightarrow SA \rightarrow SB \\ a \rightarrow PC \end{array}$	None	Jump to Subroutine
RET		48	0100 1000	$SB \rightarrow SA \rightarrow PC$	None	Return from Subroutine
RETSK		49	0100 1001	$SB \rightarrow SA \rightarrow PC$	Always Skip on Return	Return from Subroutine then Skip
MEMORY R	EFERENCE	INSTRU	JCTIONS			
CAMQ		33 3C	0011 0011 0011 0011 0011	$\begin{array}{l} A \rightarrow Q_{7:4} \\ RAM(B) \rightarrow Q_{3:0} \end{array}$	None	Copy A, RAM to Q
LD	r	-5	00 r 0101	RAM(B) → A Br⊕r → Br	None	Load RAM into A, Exclusive-OR Br with r
LQID		BF	1011 1111	$ROM(PC_8,A,M) \rightarrow Q$ SA $\rightarrow$ SB	None	Load Q Indirect (Note 2)
RMB	0 1 2 3	4C 45 42 43	0100 1100 0100 0101 0100 0010 0100 0011	$\begin{array}{rcl} 0 & \longrightarrow & RAM(B)_0 \\ 0 & \longrightarrow & RAM(B)_1 \\ 0 & \longrightarrow & RAM(B)_2 \\ 0 & \longrightarrow & RAM(B)_3 \end{array}$	None	Reset RAM Bit
SMB	0 1 2 3	4D 47 46 4B	0100 1101 0100 0111 0100 0110 0100 1011	$\begin{array}{ccc} 1 & \longrightarrow & RAM(B)_0 \\ 1 & \longrightarrow & RAM(B)_1 \\ 1 & \longrightarrow & RAM(B)_2 \\ 1 & \longrightarrow & RAM(B)_3 \end{array}$	None	Set RAM Bit
STII	У	7-	0111 y	$y \rightarrow RAM(B)$ Bd + 1 $\rightarrow$ Bd	None	Store Memory Immediate and Increment Bd
x	r	-6	[00]r[0110]	RAM(B) ↔ A Br⊕r → Br	None	Exchange RAM with A, Exclusive-OR Br with r
XAD	3,15	23 BF	[0010]0011] [1011]1111]	RAM(3,15) ↔ A	None	Exchange A with RAM (3,15)
XDS	r	-7	00 r 0111	$\begin{array}{l} RAM(B) \longleftrightarrow A \\ Bd - 1 & \longrightarrow Bd \\ Br \oplus r & \rightarrow Br \end{array}$	Bd decrements past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r
XIS	r	-4	00 1 0100	$\begin{array}{l} RAM(B) \longleftrightarrow A \\ Bd + 1 \longrightarrow Bd \\ Br \oplus \mathbf{r} \longrightarrow Br \end{array}$	Bd increments past 15	Exchange RAM with A and Increment Bd Exclusive-OR Br with r

#### Instruction Set (Continued)

TABLE III. COP410L/411L Inst	ruction Set (Continued)
------------------------------	-------------------------

			TABLE III. COP4	10L/411L Instruction Set (C		
Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
REGISTER	REFERENCE	INSTRU	CTIONS			
CAB		50	0101 0000	A → Bd	None	Copy A to Bd
СВА		4E	0100 1110	$Bd \rightarrow A$	None	Copy Bd to A
LBI	r,d		$\frac{ 00 r (d-1) }{(d=0.9:15)}$	r,d → B	Skip until not a LBI	Load B Immediate with r,d (Note 5)
LEI	У	33 6-	0011 0011 0110 y	y → EN	None	Load EN Immediate (Note 6)
TEST INSTI	RUCTIONS					
SKC		20	0010 0000		C = "1"	Skip if C is True
SKE		21	0010 0001		A = RAM(B)	Skip if A Equals RAM
SKGZ		33 21	0011 0011		G <sub>3:0</sub> = 0	Skip if G is Zero (all 4 bits)
SKGBZ	0 1 2 3	33 01 11 03 13	0011 0011 0000 0001 0001 0001 0000 0011 0001 0011	1st byte	$G_0 = 0$ $G_1 = 0$ $G_2 = 0$ $G_3 = 0$	Skip if G Bit is Zero
SKMBZ	0 1 2 3	01 11 03 13	0000 0001 0001 0001 0000 0011 0001 0011		$RAM(B)_0 = 0$ $RAM(B)_1 = 0$ $RAM(B)_2 = 0$ $RAM(B)_3 = 0$	Skip if RAM Bit is Zero
INPUT/OUT	PUT INSTR	JCTIONS	<b>;</b>			
ING		33 2A	0011 0011	$G \rightarrow A$	None	Input G Ports to A
INL		33 2E	0011 0011	$\begin{array}{c} L_{7:4}  RAM(B) \\ L_{3:0}  A \end{array}$	None	Input L Ports to RAM, A
OBD		33 3E	0011 0011	Bd → D	None	Output Bd to D Outputs
OMG		33 3A	0011 0011	$RAM(B) \to G$	None	Output RAM to G Ports
XAS		4F	0100 1111	$A \longleftrightarrow SIO, C \rightarrow SKL$	None	Exchange A with SIO (Note 2)

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, A<sub>3</sub> indicates the most significant (left-most) bit of the 4-bit A register. Note 2: For additional information on the operation of the XAS, JID, and LQID instructions, see below.

Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 4: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 5: The machine code for the lower 4 bits of the LBI instruction equals the binary value of the "d" data *minus* 1, e.g., to load the lower four bits of 8 (Bd) with the value 9 (1001<sub>2</sub>), the lower 4 bits of the LBI instruction equal 8 (1000<sub>2</sub>). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111<sub>2</sub>). Note 6: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds

Note 5: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

# **Description of Selected Instructions**

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP410L/411L programs.

#### **XAS INSTRUCTION**

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

#### JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the *contents* of ROM addressed by the 9-bit word, PC<sub>8</sub>, A, M. PC<sub>8</sub> is not affected by this instruction.

Note that JID requires 2 instruction cycles to execute.

#### LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 9-bit word PC8, A, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + 1  $\rightarrow$  SA  $\rightarrow$  SB) and replaces the least significant 8 bits of PC as follows: A  $\rightarrow$  PC<sub>7.4</sub>, RAM(B) → PC<sub>3:0</sub>, leaving PC<sub>8</sub> unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SB  $\rightarrow$  SA  $\rightarrow$  PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SA  $\rightarrow$  SB, the previous contents of SB are lost. Also, when LQID pops the stack, the previously pushed contents of SA are left in SB. The net result is that the contents of SA are placed in SB (SA → SB). Note that LQID takes two instruction cycle times to execute.

#### INSTRUCTION SET NOTES

- a. The first word of a COP410L/411L program (ROM address 0) must be a CLRA (Clear A) instruction.
- b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
- c. The ROM is organized into 8 pages of 64 words each. The Program Counter is a 9-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LOID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LOID or JID located in the last word of page 3 or 7 will access data in the next group of 4 pages.

# **Option List**

The COP410L/411L mask-programmable options are assigned numbers which correspond with the COP410L pins.

The following is a list of COP410L options. The LED Direct Drive option on the L Lines cannot be used if higher  $V_{CC}$  option is selected. When specifying a COP411L chip, Option 2 must be set to 3, Options 20, 21, and 22 to 0. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.

Option 1 = 0: Ground Pin — no options available

Option 2: CKO Output (no option available for COP411L)

- = 0: Clock output to ceramic resonator
- = 1: Pin is RAM power supply (V<sub>R</sub>) input
- = 3: No connection

Option 3: CKI Input

- = 0: Oscillator input divided by 8 (500 kHz max)
- = 1: Single-pin RC controlled oscillator divided by 4
- = 2: External Schmitt trigger level clock divided by 4

Option 4: RESET Input

- = 0: Load device to V<sub>CC</sub>
- = 1: Hi-Z input

Option 5: L7 Driver

- = 0: Standard output
- = 1: Open-drain output
- = 2: High current LED direct segment drive output
- = 3: High current TRI-STATE push-pull output
- = 4: Low-current LED direct segment drive output
- = 5: Low-current TRI-STATE push-pull output

Option 6: L<sub>6</sub> Driver

same as Option 5

Option 7: L<sub>5</sub> Driver same as Option 5

Option 8: L<sub>4</sub> Driver

same as Option 5

- Option 9: Operating voltage COP41XL
- = 0: +4.5V to +6.3V

Option 10: L<sub>3</sub> Driver same as Option 5 Option 11: L<sub>2</sub> Driver same as Option 5

Option 12: L<sub>1</sub> Driver same as Option 5

Option 13: L<sub>0</sub> Driver same as Option 5

Option 14: SI Input = 0: load device to V<sub>CC</sub>

= 1: Hi-Z input

Option 15: SO Driver

= 0: Standard Output = 1: Open-drain output

= 2: Push-pull output

Option 16: SK Driver same as Option 15 COP31XL +4.5V to +5.5V

#### **Option List** (Continued)

- Option 17: G<sub>0</sub> I/O Port
  - = 0: Standard output
  - = 1: Open-drain output
- Option 18: G<sub>1</sub> I/O Port same as Option 17

Option 19: G<sub>2</sub> I/O Port same as Option 17

COP410L/COP411L/COP310L/COP3111

Option 20:  $G_3$  I/O Port (no option available for COP411L) same as Option 17

Option 21:  $D_3$  Output (no option available for COP411L) = 0: Very-high sink current standard output

- = 1: Very-high sink current open-drain output
- = 2: High sink current standard output
- = 3: High sink current open-drain output
- = 3: High sink current open-drain output = 4: Standard LSTTL output (fanout = 1)
- = 5: Open-drain LSTTL output (fanout = 1)

Option 22: D<sub>2</sub> Output (no option available for COP411L) same as Option 21

Option 23: D1 Output

same as Option 21

Option 24: D<sub>0</sub> Output same as Option 21

- Option 25: L Input Levels
  - = 0: Standard TTL input levels ("0" = 0.8V, "1" = 2.0V)
  - = 1: Higher voltage input levels ("0" = 1.2V, "1" = 3.6V)

Option 26: G Input Levels same as Option 25

Option 27: SI Input Levels same as Option 25

Option 28: COP Bonding

- = 0: COP410L (24-pin device)
- = 1: COP411L (20-pin device)
- = 2: Both 24- and 20-pin versions

#### **TEST MODE (NON-STANDARD OPERATION)**

The SO output has been configured to provide for standard test procedures for the custom-programmed COP410L. With SO forced to logic "1", two test modes are provided, depending upon the value of SI:

a. RAM and Internal Logic Test Mode (SI = 1)

b. ROM Test Mode (SI = 0)

These special test modes should not be employed by the user; they are intended for manufacturing test only.

# **Option Table**

The following option information is to be sent to National along with the EPROM.

	Option Data	
OPTION	1 VALUE =0	- IS: GROUND PIN
OPTION	2 VALUE =	– IS: CKO PIN
OPTION	3 VALUE =	- IS: CKI INPUT
OPTION	4 VALUE =	- IS: RESET INPUT
OPTION	5 VALUE =	— IS: L(7) DRIVER
OPTION	6 VALUE =	
OPTION	7 VALUE =	- IS: L(5) DRIVER
OPTION	8 VALUE =	
OPTION	9 VALUE =0	- IS: V <sub>CC</sub> PIN
OPTION 1	10 VALUE =	- IS: L(3) DRIVER
OPTION 1	11 VALUE =	- IS: L(2) DRIVER
OPTION 1	12 VALUE =	- IS: L(1) DRIVER
OPTION 1	13 VALUE =	- IS: L(0) DRIVER
OPTION 1	14 VALUE =	— IS: SI INPUT

Option Data
OPTION 15 VALUE = IS: SO DRIVER
OPTION 16 VALUE = IS: SK DRIVER
OPTION 17 VALUE = IS: G <sub>0</sub> I/O PORT
OPTION 18 VALUE = IS: G <sub>1</sub> I/O PORT
OPTION 19 VALUE = IS: G <sub>2</sub> I/O PORT
OPTION 20 VALUE = IS: G <sub>3</sub> I/O PORT
OPTION 21 VALUE = IS: D <sub>3</sub> OUTPUT
OPTION 22 VALUE = IS: D <sub>2</sub> OUTPUT
OPTION 23 VALUE = IS: D <sub>1</sub> OUTPUT
OPTION 24 VALUE = IS: D <sub>0</sub> OUTPUT
OPTION 25 VALUE =
OPTION 26 VALUE = IS: G INPUT LEV- ELS
OPTION 27 VALUE = IS: SI INPUT LEV- ELS
OPTION 28 VALUE = IS: COPS BOND- ING