National Semiconductor

PRELIMINARY

COP820CJ/COP822CJ/COP823CJ Single-Chip microCMOS Microcontroller

General Description

The COP820CJ is a member of the COPS™ 8-bit Microcontroller family. It is a fully static Microcontroller, fabricated using double-metal silicon gate microCMOS technology. This low cost Microcontroller is a complete microcomputer containing all system timing, interrupt logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include an 8-bit memory mapped architecture, MICROWIRETM serial I/O, a 16-bit timer/counter with capture register, a multi-sourced interrupt, Comparator, WATCHDOG™ Timer, Modulator/Timer, Brown out protection and Multi-Input Wakeup. Each I/O pin has software selectable options to adapt the device to the specific application. The device operates over a voltage range of 2.5V to 6.0V. High throughput is achieved with an efficient, regular instruction set operating at a 1 µs per instruction rate.

Features

- Low cost 8-bit Microcontroller
- Fully static CMOS
- 1 μs instruction time
- Low current drain
 - Low current static HALT mode
- Single supply operation: 2.5V to 6.0V
- 1024 x 8 on-chip ROM

- 64 bytes on-chip RAM
- WATCHDOG Timer
- Comparator
- Modulator/Timer (High speed PWM Timer for IR Transmission)
- Multi-Input Wakeup (on the 8-bit Port L)
- Brown Out Protection
- 4 high current I/O pins with 15 mA sink capability
- MICROWIRE/PLUS™ serial I/O
- 16-bit read/write timer operates in a variety of modes
- Timer with 16-bit auto reload register
- 16-bit external event counter
- Timer with 16-bit capture register (selectable edge)
- Multi-source interrupt
 - External interrupt with selectable edge
 - Timer interrupt or capture interrupt
 - Software interrupt
- 8-bit stack pointer (stack in RAM)
- Powerful instruction set, most instructions single byte
- BCD arithmetic instructions
- 28- and 20-pin DIP/SO package or 16-pin SO package
- Software selectable I/O options (TRI-STATE®, push-pull, weak pull-up)
- Schmitt trigger inputs on Port G and Port L
- Fully supported by MetaLink's development systems
- One-Time Programmable (OTP) emulator devices

Block Diagram




FIGURE 1. Block Diagram

COP820CJ/COP822CJ/COP823CJ

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})

Voltage at any Pin

Total Current into V_{CC} pin (Source)

-0.3V to $V_{CC} + 0.3V$ 80 mA

Total Current out of GND pin (sink)

80 mA

Storage Temperature Range

-65°C to +150°C

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur.

DC and AC electrical specifications are not ensured when

operating the device at absolute maximum ratings.

DC Electrical Characteristics $-40^{\circ}C \le T_A \le +85^{\circ}C$ unless otherwise specified

Parameter	Conditions	Min	Тур	Max	Units
Operating Voltage Power Supply Ripple 1 (Note 1)	Brown Out Disabled Peak to Peak	2.5		6.0 0.1 V _{CC}	V
Supply Current (Note 2) CKI = 10 MHz CKI = 4 MHz CKI = 4 MHz CKI = 1 MHz HALT Current with Brown Out Disbled (Note 3) HALT Current with Brown Out Enabled	$V_{CC} = 6V$, tc = 1 μ s $V_{CC} = 6V$, tc = 2.5 μ s $V_{CC} = 4.0V$, tc = 2.5 μ s $V_{CC} = 4.0V$, tc = 10 μ s $V_{CC} = 6V$, CKI = 0 MHz $V_{CC} = 6V$, CKI = 0 MHz		<1 <50	6.0 3.5 2.0 1.5 10	MA MA MA μΑ μΑ
Brown Out Trip Level (Brown Out Enabled)		1.8	3.1	4.2	٧
INPUT LEVELS (V _{IH} , V _{IL}) Reset, CKI: Logic High Logic Low All Other Inputs Logic High Logic Low		0.8 V _{CC}		0.2 V _{CC}	V V V
Hi-Z Input Leakage	V _{CC} = 6.0V	-2		+2	μА
Input Pullup Current	$\lambda^{CC} = 6.0\Lambda' \Lambda^{!!!} = 0\Lambda$	-40		- 250	μA
L- and G-Port Hysteresis (Note 5)				0.35 V _{CC}	V
Output Current Levels D Outputs: Source Sink	V _{CC} = 4.5V, V _{OH} = 3.8V V _{CC} = 2.5V, V _{OH} = 1.8V V _{CC} = 4.5V, V _{OL} = 1.0V	-0.4 -0.2 10			mA mA mA
L4-L7 Output Sink All Others Source (Weak Pull-up Mode)	$V_{CC} = 2.5V, V_{OH} = 0.4V$ $V_{CC} = 4.5V, V_{OL} = 2.5V$ $V_{CC} = 4.5V, V_{OH} = 3.2V$	2 15 —10		-110	mA mA μA
Source (Push-pull Mode) Sink (Push-pull Mode)	V _{CC} = 2.5V, V _{OH} = 1.8V V _{CC} = 4.5V, V _{OH} = 3.8V V _{CC} = 2.5V, V _{OH} = 1.8V V _{CC} = 4.5V, V _{OL} = 0.4V	-2.5 -0.4 -0.2 1.6		-33	μΑ mA mA mA
TRI-STATE Leakage	$V_{CC} = 2.5V, V_{OL} = 0.4V$	0.7 -2.0		+ 2.0	mA μA
Allowable Sink/Source Current Per Pin D Outputs L4-L7 (Sink) All Others				15 20 3	mA mA mA

DC Electrical Characteristics $-40^{\circ}\text{C} \le T_{\text{A}} \le +85^{\circ}\text{C}$ unless otherwise specified (Continued)

Parameter	Conditions	Min	Тур	Max	Units
Maximum Input Current without Latchup (Note 4)	Room Temperature			± 100	mA
RAM Retention Voltage, V _r	500 ns Rise and Fall Time (Min)	2.0	-	15	v
Input Capacitance				7	pF
Load Capacitance on D2				1000	pF

Note 1: Rate of voltage change must be less than 10 V/mS.

Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.

Note 3: The HALT mode will stop CKI from oscillating in the RC and crystal configurations. HALT test conditions: L, and G0..G5 ports configured as outputs and set high. The D port set to zero. All inputs tied to V_{CC}. The comparator and the Brown Out circuits are disabled.

Note 4: Pins G6 and RESET are designed with a high voltage input network. These pins allow input voltages greater than V_{CC} and the pins will have sink current to V_{CC} when biased at voltages greater than V_{CC} (the pins do not have source current when biased at a voltage below V_{CC}). The effective resistance to V_{CC} is 750Ω (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14V.

AC Electrical Characteristics $-40^{\circ}C \le T_{A} \le +85^{\circ}C$ unless otherwise specified

Parameter	Conditions	Min	Тур	Max	Units
Instruction Cycle Time (tc)					
Crystal/Resonator	$4.5V \le V_{CC} \le 6.0V$	1		DC	μs
	2.5V ≤ V _{CC} ≤ 4.5V	2.5		DC	μs
R/C Oscillator	$4.5V \le V_{CC} \le 6.0V$	3		DC	μS
	$2.5V \le V_{CC} \le 4.5V$	7.5		DC	μs
V _{CC} Rise Time when Using Brown Out	V _{CC} = 0V to 6V	50			μs
Frequency at Brown Out Reset				4	MHz
CKI Frequency For Modular Output				4	MHz
CKI Clock Duty Cycle (Note 5)	fr = Max	40		60	%
Rise Time (Note 5)	fr = 10 MHz ext. Clock	ł		12	ns
Fall Time (Note 5)	fr = 10 MHz ext. Clock			8	ns
Inputs					I.i.
tSetup	$4.5V \le V_{CC} \le 6.0V$	200]		ns
	2.5V ≤ V _{CC} ≤ 4.5V	500	1		ns
tHold	$4.5V \le V_{CC} \le 6.0V$	60	9.		ns
	$2.5V \le V_{CC} \le 4.5V$	150			ns
Output Propagation Delay	R _L = 2.2k, CL = 100 pF				- 0
tpD1, tpD0		-	ł		1
SO, SK	4.5V ≤ V _{CC} ≤ 6.0V			0.7	μs
	$2.5V \le V_{CC} \le 4.5V$		1	1.75	μs
All Others	4.5V ≤ V _{CC} ≤ 6.0V		1	1 _	μs
	2.5V ≤ V _{CC} ≤ 4.5V			5	μs
Input Pulse Width		Ì			ĺ
Interrupt Input High Time		1			tc
Interrupt Input Low Time		1	-		tc
Timer Input High Time		1			tc
Timer Input Low Time		1		141	tc
MICROWIRE Setup Time (t _{µWS})		20			ns
MICROWIRE Hold Time (t _{µWH})	-21-	56]		ns
MICROWIRE Output				220	
Propagation Delay (t _{μPD})				220	ns
Reset Pulse Width		1.0			μs

Note 5: Parameter characterized but not production tested.

AC Electrical Characteristics (Continued)




FIGURE 2. MICROWIRE/PLUS Timing


TL/DD/11208-2

Comparator DC and AC Characteristics $4V \le V_{CC} \le 6V$, $-40^{\circ}C \le T_A \le + 85^{\circ}C$ (Note 1)


Parameters	Conditions	Min	Туре	Max	Units
Input Offset Voltage	$0.4V < V_{IN} < V_{CC} - 1.5V$		±10	± 25	mV
Input Common Mode Voltage Range		0.4		V _{CC} - 1.5	٧
Voltage Gain			300k		V/V
DC Supply Current (when enabled)	V _{CC} = 6.0V			250	μΑ
Response Time	TBD mV Step, TBD mV Overdrive, 100 pF Load			1	μs

Note 1: For comparator output current characteristics see L-Port specs.


Connection Diagrams



Top View Order Number COPCJ820-XXX/N or COPCJ820-XXX/WM




Order Number COPCJ822-XXX/N or COPCJ822-XXX/WM





Order Number COPCJ823-XXX/WM


FIGURE 3. Connection Diagrams


Typical Performance Characteristics


























COP820CJ Pin Assignment

Port Pin	Тур	ALT Funct.	16 Pln	20 Pin	28 Pln
LO	1/0	MIWU/CMPOUT	5	7	11
L1	1/0	MIWU/CMPIN~	6	8	12
L2	1/0	MIWU/CMPIN+	7	9	13
L3	1/0	MIWU	8	10	14
L4	1/0	міwu	9	11	15
L5	1/0	MIWU	10	12	16
L6	1/0	MIWU	11	13	17
L7	1/0	MIWU/MODOUT	12	14	18
G0	1/0	INTR		17	25
G1_	1/0			18	26
G2	1/0			19	27
G3	1/0	TIO	15	20	28
G4	1/0	so		1	1
G5	1/0	SK	16	2	2
G6		SI	1	3	3
G7	_1	СКО	2	4	4
10	. 1				7
11	1				8
12	1				9
13	1				10
D0	0				19
D1	0				20
D2	0				21
D3	0				22
V _{CC}			4	6	6
GND			13	15	23
CKI			3	5	5
RESET			14	16	24

Pin Description

V_{CC} and GND are the power supply pins.

CKI is the clock input. This can come from an external source, a R/C generated oscillator or a crystal (in conjunction with CKO). See Oscillator description.

RESET is the master reset input. See Reset description.

PORT I is a 4-bit Hi-Z input port.

PORT L is an 8-bit I/O port.

There are two registers associated with the L port: a data register and a configuration register. Therefore, each L

I/O bit can be individually configured under software control as shown below:

Port L Config.	Port L Data	Port L Setup
0	0	Hi-Z Input (TRI-STATE)
0	1	Input with Weak Pull-up
1	0	Push-pull Zero Output
1	1	Push-pull One Output

Three data memory address locations are allocated for this port, one each for data register [00D0], configuration register [00D1] and the input pins [00D2].

Port L has the following alternate features:

- LO MIWU or CMPOUT
- L1 MIWU or CMPIN-
- L2 MIWU or CMPIN+
- L3 MIWU
- L4 MIWU (high sink current capability)
- L5 MIWU (high sink current capability)
- L6 MIWU (high sink current capability)
- L7 MIWU or MODOUT (high sink current capability)

The selection of alternate Port L functions is done through registers WKEN [00C9] to enable MIWU and CNTRL2 [00CC] to enable comparator and modulator.

All eight Lipins have Schmitt Triggers on their inputs.

PORT G is an 8-bit port with 6 I/O pins (G0-G5) and 2 input pins (G6, G7).

All eight G-pins have Schmitt Triggers on the inputs.

There are two registers associated with the G port: a data register and a configuration register. Therefore each G port bit can be individually configured under software control as shown below:

Port G Config.	Port G Data	Port G Setup
0	0	Hi Z Input (TRI-STATE)
0	1	Input with Weak Pull-up
1	0	Push-pull Zero Output
1	1	Push-pull One Output

Three data memory address locations are allocated for this port, one for data register [00D3], one for configuration register [00D5] and one for the input pins [00D6]. Since G6 and G7 are Hi-Z input only pins, any attempt by the user to configure them as outputs by writing a one to the configuration register will be disregarded. Reading the G6 and G7 configuration bits will return zeros. Note that the device will be placed in the Halt mode by writing a "1" to the G7 data bit.

Six pins of Port G have alternate features:

- G0 INTR (an external interrupt)
- G3 TIO (timer/counter input/output)
- G4 SO (MICROWIRE serial data output)
- G5 SK (MICROWIRE clock I/O)
- G6 SI (MICROWIRE serial data input)
- G7 CKO crystal oscillator output (selected by mask option) or HALT restart input/general purpose input (if clock option is R/C or external clock)

Pin Description (Continued)

Pins G1 and G2 currently do not have any alternate functions.

The selection of alternate Port G functions are done through registers PSW [00EF] to enable external interrupt and CNTRL1 [00EE] to select TIO and MICROWIRE operations.

PORT D is a four bit output port that is preset when RESET goes low. One data memory address location is allocated for the data register [00DC].

Note: Care must be exercised with the D2 pin operation. At RESET, the external loads on this pin must ensure that the output voltages stay above 0.8 V_{CC} to prevent the chip from entering special modes. Also keep the external loading on D2 to less than 1000 pF.

Functional Description

The internal architecture is shown in the block diagram. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device.

ALU and CPU Registers

The ALU can do an 8-bit addition, subtraction, logical or shift operations in one cycle time. There are five CPU registers:

- A is the 8-bit Accumulator register
- PC is the 15-bit Program Counter register
 PU is the upper 7 bits of the program counter (PC)
 PL is the lower 8 bits of the program counter (PC)
- B is the 8-bit address register and can be auto incremented or decremented.
- X is the 8-bit alternate address register and can be auto incremented or decremented.
- SP is the 8-bit stack pointer which points to the subroutine stack (in RAM).

B, X and SP registers are mapped into the on chip RAM. The B and X registers are used to address the on chip RAM. The SP register is used to address the stack in RAM during subroutine calls and returns. The SP must be preset by software upon initialization.

Memory

The memory is separated into two memory spaces: program and data.

PROGRAM MEMORY

Program memory consists of 1024 x 8 ROM. These bytes of ROM may be instructions or constant data. The memory is addressed by the 15-bit program counter (PC). ROM can be indirectly read by the LAID instruction for table lookup.

DATA MEMORY

The data memory address space includes on chip RAM, I/O and registers. Data memory is addressed directly by the instruction or indirectly through B, X and SP registers. The device has 64 bytes of RAM. Sixteen bytes of RAM are mapped as "registers", these can be loaded immediately, decremented and tested. Three specific registers: X, B, and SP are mapped into this space, the other registers are available for general usage.

Any bit of data memory can be directly set, reset or tested. All I/O and registers (except A and PC) are memory mapped; therefore, I/O bits and register bits can be directly and individually set, reset and tested, except the write once only bit (WDREN, WATCHDOG Reset Enable), and the unused and read only bits in CNTRL2 and WDREG registers.

Note: RAM contents are undefined upon power-up.

Reset

EXTERNAL RESET

The RESET input pin when pulled low initializes the microcontroller. The user must insure that the RESET pin is held low until V_{CC} is within the specified voltage range and the clock is stabilized. An R/C circuit with a delay 5x greater than the power supply rise time is recommended (*Figure 4*). The device immediately goes into reset state when the RESET input goes low. When the RESET pin goes high the device comes out of reset state synchronously. The device will be running within two instruction cycles of the RESET pin going high. The following actions occur upon reset:

Port L	TRI-STATE
Port G	TRI-STATE
Port D	HIGH
PC _	CLEARED
RAM Contents	RANDOM with Power-On- Reset UNAFFECTED with external Reset (power already applied)
B, X, SP	Same as RAM
PSW, CNTRL1, CNTRL2 and WDREG Reg.	CLEARED
Multi-Input Wakeup Reg. WKEDG, WKEN WKPND	CLEARED UNKNOWN
Data and Configuration Registers for L & G	CLEARED
WATCHDOG Timer	Prescaler/Counter each loaded with FF

The device comes out of the HALT mode when the RESET pin is pulled low. In this case, the user has to ensure that the RESET signal is low long enough to allow the oscillator to restart. An internal 256 t_c delay is normally used in conjunction with the two pin crystal oscillator. When the device comes out of the HALT mode through Multi-Input Wakeup, this delay allows the oscillator to stabilize.

The following additional actions occur after the device comes out of the HALT mode through the RESET pin.

If a two pin crystal/resonator oscillator is being used:


RAM Contents	UNCHANGED
Timer T1 and A Contents	UNKNOWN
WATCHDOG Timer Prescaler/Counter	ALTERED

If the external or RC Clock option is being used:

RAM Contents	UNCHANGED
Timer T1 and A Contents	UNCHANGED
WATCHDOG Timer Prescaler/Counter	ALTERED

The external RESET takes priority over the Brown Out Reset.

Note: If the RESET pin is pulled low while Brown Out occurs (Brown Out circuit has detected Brown Out condition), the external reset will not occur until the Brown Out condition is removed. External reset has priority only if VCc is greater than the Brown Out voltage.



RC > 5 × Power Supply Rise Time

TL/DD/11208-6

FIGURE 4. Recommended Reset Circuit

WATCHDOG RESET

With WATCHDOG enabled, the WATCHDOG logic resets the device if the user program does not service the WATCHDOG timer within the selected service window. The WATCHDOG reset does not disable the WATCHDOG. Upon WATCHDOG reset, the WATCHDOG Prescaler/Counter are each initialized with FF Hex.

The following actions occur upon WATCHDOG reset that are different from external reset.

WDREN WATCHDOG Reset Enable bit UNCHANGED WDUDF WATCHDOG Underflow bit UNCHANGED Additional initialization actions that occur as a result of WATCHDOG reset are as follows:

Port L	TRI-STATE
Port G	TRI-STATE
Port D	HIGH
PC	CLEARED
Ram Contents	UNCHANGED
B, X, SP	UNCHANGED
PSW, CNTRL1 and CNTRL2 (except WDUDF Bit) Registers	CLEARED
Multi-Input Wakeup Registers WKEDG, WKEN WKPND	CLEARED UNKNOWN
Data and Configuration Registers for L & G	CLEARED
WATCHDOG Timer	Prescalar/Counter each loaded with FF

BROWN OUT RESET

The on-board Brown Out protection circuit resets the device when the operating voltage (V_{CC}) is lower than the Brown Out voltage. The device is held in reset when V_{CC} stays below the Brown Out Voltage. The device will remain in

RESET as long as V_{CC} is below the Brown Out Voltage. The Device will resume execution if V_{CC} rises above the Brown Out Voltage. If a two pin crystal/resonator clock option is selected, the Brown Out reset will trigger a 256tc delay. This delay allows the oscillator to stabilize before the device exits the reset state. The delay is not used if the clock option is either R/C or external clock. The contents of data registers and RAM are unknown following a Brown Out reset. The external reset takes priority over Brown Out Reset and will deactivate the 256 tc cycles delay if in progress. The Brown Out reset takes priority over the WATCHDOG reset.

The following actions occur as a result of Brown Out reset:

Port L	TRI-STATE
Port G	TRI-STATE
Port D	HIGH
PC	CLEARED
RAM Contents	RANDOM
B, X, SP	UNKNOWN
PSW, CNTRL1, CNTRL2 and WDREG Registers	CLEARED
Multi-Input Wakeup Registers WKEDG, WKEN WKPND	CLEARED UNKNOWN
Data and Configuration Registers for L & G	CLEARED
WATCHDOG Timer	Prescalar/Counter each loaded with FF
Timer T1 and Accumulator	Unknown data after coming out of the HALT (through Brown Out Reset) with any Clock option

Note: The development system will detect the BROWN OUT RESET externally and will force the RESET pin low. The Development System does not emulate the 256tc delay.

Brown Out Protection

An on-board protection circuit monitors the operating voltage (V_{CC}) and compares it with the minimum operating voltage specified. The Brown Out circuit is designed to reset the device if the operating voltage is below the Brown Out voltage (between 1.8V to 4.2V at -40°C to +85°C). The Minimum operating voltage for the device is 2.5V with Brown Out disabled, but with BROWN OUT enabled the device is guaranteed to operate properly down to minimum Brown Out voltage (Max frequency 4 MHz). For temperature range of 0°C to 70°C the Brown Out voltage is expected to be between 1.9V to 3.9V. The circuit can be enabled or disabled by Brown Out mask option. If the device is intended to operate at lower V_{CC} (lower than Brown Out voltage VBO max), the Brown Out circuit should be disabled by the mask option.

The Brown Out circuit may be used as a power-up reset provided the power supply rise time is slower than 50 μs (0V to 6.0V).

Note: Brown Out Circuit is active in HALT mode (with the Brown Out mask option selected).

Oscillator Circuits

EXTERNAL OSCILLATOR

CKI can be driven by an external clock signal provided it meets the specified duty cycle, rise and fall times, and input levels. CKO is available as a general purpose input G7 and/or Halt control.

CRYSTAL OSCILLATOR

By selecting CKO as a clock output, CKI and CKO can be connected to create a crystal controlled oscillator. Table I shows the component values required for various standard crystal values.

R/C OSCILLATOR

By selecting CKI as a single pin oscillator, CKI can make a R/C oscillator. CKO is available as a general purpose input and/or HALT control. Table II shows variation in the oscillator frequencies as functions of the component (R and C) values.




FIGURE 5. Clock Oscillator Configurations

TABLE I. Crystal Oscillator Configuration

R1 (kΩ)	R2 (MΩ)	C1 (pF)	C2 (pF)	CKI Freq. (MHz)	Conditions
0	1	30	30-36	10	V _{CC} = 5V
0	1	30	30-36	4	V _{CC} = 5V
5.6	, 1	100	100-156	0.455	V _{CC} = 5V

TABLE II. RC Oscillator Configuration (Part-To-Part Variation)

R (kΩ)	C (pF)	CK1 Freq. (MHz)	Instr. Cycle (μs)	Conditions
3.3	- 82	2.2 to 2.7	3.7 to 4.6	V _{CC} = 5V
5.6	100	1.1 to 1.3	7.4 to 9.0	V _{CC} = 5V
6.8	100	0.9 to 1.1	8.8 to 10.8	V _{CC} = 5V

Current Drain

The total current drain of the chip depends on:

- 1. Oscillator operating mode I1
- 2. Internal switching current 12
- 3. Internal leakage current I3
- 4. Output source current 14
- DC current caused by external input not at V_{CC} or GND - 15
- DC current caused by the comparator (if comparator is enabled) - I6
- 7. DC current caused by the Brown Out I7

Thus the total current drain is given as

$$1t = 11 + 12 + 13 + 14 + 15 + 16 + 17$$

To reduce the total current drain, each of the above components must be minimum. Operating with a crystal network will draw more current than an external square-wave. The R/C-mode will draw the most. Switching current, governed by the equation below, can be reduced by lowering voltage and frequency. Leakage current can be reduced by lowering voltage and temperature. The other two items can be reduced by carefully designing the end-user's system.

The following formula may be used to compute total current drain when operating the controller in different modes.

$$12 = C \times V \times f$$

where: C = equivalent capacitance of the chip

V = operating voltage

f = CKI frequency

Halt Mode

The device is a fully static device. The device enters the HALT mode by writing a one to the G7 bit of the G data register. Once in the HALT mode, the internal circuitry does not receive any clock signal and is therefore frozen in the exact state it was in when halted. In this mode the chip will only draw leakage current (output current and DC current due to the Brown Out circuit if Brown Out is enabled).

The device supports four different methods of exiting the HALT mode. The first method is with a low to high transition on the CKO (G7) pin. This method precludes the use of the crystal clock configuration (since CKO is a dedicated output). It may be used either with an RC clock configuration or an external clock configuration. The second method of exiting the HALT mode is with the multi-Input Wakeup feature on the L port. The third method of exiting the HALT mode is by pulling the RESET input low. The fourth method is with the operating voltage going below Brown Out voltage (if Brown Out is enabled by mask option).

If the two pin crystal/resonator oscillator is being used and Multi-Input Wakeup or Brown Out causes the device to exit the HALT mode, the WAKEUP signal does not allow the chip to start running immediately since crystal oscillators have a delayed start up time to reach full amplitude and freugency stability. The WATCHDOG timer (consisting of an 8-bit prescaler followed by an 8-bit counter) is used to generate a fixed delay of 256tc to ensure that the oscillator has indeed stabilized before allowing instruction execution. In this case, upon detecting a valid WAKEUP signal only the oscillator circuitry is enabled. The WATCHDOG Counter and Prescaler are each loaded with a value of FF Hex. The WATCHDOG prescaler is clocked with the tc instruction cycle. (The tc clock is derived by dividing the oscillator clock down by a factor of 10). The Schmitt trigger following the CKI inverter on the chip ensures that the WATCHDOG timer is clocked only when the oscillator has a sufficiently large amplitude to meet the Schmitt trigger specs. This Schmitt trigger is not part of the oscillator closed loop. The start-up timeout from the WATCHDOG timer enables the clock signals to be routed to the rest of the chip. The delay is not activated when the device comes out of HALT mode through RESET pin. Also, if the clock option is either RC or External clock, the delay is not used, but the WATCHDOG Prescaler/-Counter contents are changed. The Development System will not emulate the 256tc delay.

The RESET pin or Brown Out will cause the device to reset and start executing from address X'0000. A low to high transition on the G7 pin (if single pin oscillator is used) or Multi-Input Wakeup will cause the device to start executing from the address following the HALT instruction.

When RESET pin is used to exit the device from the HALT mode and the two pin crystal/resonator (CKI/CKO) clock option is selected, the contents of the Accumulator and the Timer T1 are undetermined following the reset. All other information except the WATCHDOG Prescaler/Counter contents is retained until continuing. If the device comes out of the HALT mode through Brown Out reset, the contents of data registers and RAM are unknown following the reset. All information except the WATCHDOG Prescaler/Counter contents is retained if the device exits the HALT mode through G7 pin or Multi-Input Wakeup.


G7 is the HALT-restart pin, but it can still be used as an input. If the device is not halted, G7 can be used as a general purpose input.

If the Brown Out Enable mask option is selected, the Brown Out circuit remains active during the HALT mode causing additional current to be drawn.

Note: To allow clock resynchronization, it is necessary to program two NOP's immediately after the device comes out of the HALT mode. The user must program two NOP's following the "enter HALT mode" (set G7 data bit) instruction.

MICROWIRE/PLUS

MICROWIRE/PLUS is a serial synchronous bidirectional communications interface. The MICROWIRE/PLUS capability enables the device to interface with any of National Semiconductor's MICROWIRE peripherals (i.e. A/D converters, display drivers, EEPROMS, etc.) and with other microcontrollers which support the MICROWIRE/PLUS interface. It consists of an 8-bit serial shift register (SIO) with serial data input (SI), serial data output (SO) and serial shift clock (SK). Figure 6 shows the block diagram of the MICROWIRE/PLUS interface.



TL/DD/11208-8

FIGURE 6. MICROWIRE/PLUS Block Diagram

The shift clock can be selected from either an internal source or an external source. Operating the MICROWIRE/PLUS interface with the internal clock source is called the Master mode of operation. Operating the MICROWIRE/PLUS interface with an external shift clock is called the Slave mode of operation.

The CNTRL register is used to configure and control the MICROWIRE/PLUS mode. To use the MICROWIRE/PLUS, the MSEL bit in the CNTRL register is set to one. The SK clock rate is selected by the two bits, SL0 and SL1, in the CNTRL register. Table III details the different clock rates that may be selected.

TABLE III

SL1	SL0	SK Cycle Time
0	0	2t _c
0	1 1	4t _c
1	_ x	8t _c

where,

t_c is the instruction cycle time.

MICROWIRE/PLUS OPERATION

Setting the BUSY bit in the PSW register causes the MI-CROWIRE/PLUS arrangement to start shifting the data. It gets reset when eight data bits have been shifted. The user may reset the BUSY bit by software to allow less than 8 bits to shift. The device may enter the MICROWIRE/PLUS mode either as a Master or as a Slave. Figure 7 shows how two device microcontrollers and several peripherals may be interconnected using the MICROWIRE/PLUS arrangement.

Master MICROWIRE/PLUS Operation

In the MICROWIRE/PLUS Master mode of operation the shift clock (SK) is generated internally by the device. The MICROWIRE/PLUS Master always initiates all data exchanges (Figure 7). The MSEL bit in the CNTRL register must be set to enable the SO and SK functions on the G Port. The SO and SK pins must also be selected as outputs by setting appropriate bits in the Port G configuration register. Table IV summarizes the bit settings required for Master mode of operation.

SLAVE MICROWIRE/PLUS OPERATION

In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source. Setting the MSEL bit in the CNTRL register enables the SO and SK functions on the G Port. The SK pin must be selected as an input and the SO pin selected as an output pin by appropriately setting up the Port G configuration register. Table IV summarizes the settings required to enter the Slave mode of operation.




FIGURE 7. MICROWIRE/PLUS Application

The user must set the BUSY flag immediately upon entering the Slave mode. This will ensure that all data bits sent by the Master will be shifted properly. After eight clock pulses the BUSY flag will be cleared and the sequence may be repeated.

TABLE IV

G4 Config. Bit	G5 Config. Bit	G4 Fun.	G5 Fun.	G6 Fun.	Operation
1	1	so	Int. SK	SI	MICROWIRE Master
0	1	TRI-STATE	Int. SK	SI	MICROWIRE Master
1	0	so	Ext. SK	SI	MICROWIRE Slave
0	0_	TRI-STATE	Ext. SK	SI	MICROWIRE Slave

Timer/Counter

The device has a powerful 16-bit timer with an associated 16-bit register enabling it to perform extensive timer functions. The timer T1 and its register R1 are each organized as two 8-bit read/write registers. Control bits in the register CNTRL allow the timer to be started and stopped under software control. The timer-register pair can be operated in one of three possible modes. Table V details various timer operating modes and their requisite control settings.

MODE 1. TIMER WITH AUTO-LOAD REGISTER

In this mode of operation, the timer T1 counts down at the instruction cycle rate. Upon underflow the value in the register R1 gets automatically reloaded into the timer which continues to count down. The timer underflow can be programmed to interrupt the microcontroller. A bit in the control register CNTRL enables the TIO (G3) pin to toggle upon timer underflows. This allows the generation of square-wave outputs or pulse width modulated outputs under software control (Figure 8).

MODE 2. EXTERNAL COUNTER

In this mode, the timer T1 becomes a 16-bit external event counter. The counter counts down upon an edge on the TIO pin. Control bits in the register CNTRL program the counter to decrement either on a positive edge or on a negative edge. Upon underflow the contents of the register R1 are automatically copied into the counter. The underflow can also be programmed to generate an interrupt (Figure 9).





FIGURE 8. Timer/Counter Auto Reload Mode Block Diagram

TABLE V. Timer Operating Modes

CNTRL Bits 765	Operation Mode	T Interrupt	Timer Counts On
Ú Ű Ü	External Counter w/Auto-Load Reg.	Timer Underflow	TIO Pos. Edge
001	External Counter w/Auto-Load Reg.	Timer Underflow	TIO Neg. Edge
010	Not Allowed	Not Allowed	Not Allowed
011	Not Allowed	Not Allowed	Not Allowed
100	Timer w/Auto-Load Reg.	Timer Underflow	t _c
101	Timer w/Auto-Load Reg./Toggle TIO Out	Timer Underflow	tc
110	Timer w/Capture Register	TIO Pos. Edge	tc
111	Timer w/Capture Register	TIO Neg. Edge	tc



Timer/Counter (Continued)

MODE 3. TIMER WITH CAPTURE REGISTER

Timer T1 can be used to precisely measure external frequencies or events in this mode of operation. The timer T1 counts down at the instruction cycle rate. Upon the occurrence of a specified edge on the TIO pin the contents of the timer T1 are copied into the register R1. Bits in the control register CNTRL allow the trigger edge to be specified either as a positive edge or as a negative edge. In this mode the user can elect to be interrupted on the specified trigger edge (Figure 10).




FIGURE 10. Timer Capture Mode Block Diagram

TIMER PWM APPLICATION

Figure 11 shows how a minimal component D/A converter can be built out of the Timer-Register pair in the Auto-Reload mode. The timer is placed in the "Timer with auto reload" mode and the TIO pin is selected as the timer output. At the outset the TIO pin is set high, the timer T1 holds the on time and the register R1 holds the signal off time. Setting TRUN bit starts the timer which counts down at the instruction cycle rate. The underflow toggles the TIO output and copies the off time into the timer, which continues to run. By alternately loading in the on time and the off time at each successive interrupt a PWM frequency can be easily generated.




FIGURE 11. Timer Application

Watchdog

The device has an on-board 8-bit WATCHDOG timer. The timer contains an 8-bit READ/WRITE down counter clocked by an 8-bit prescaler. Under software control the timer can be dedicated for the WATCHDOG or used as a general purpose counter. Figure 12 shows the WATCHDOG timer block diagram.

MODE 1: WATCHDOG TIMER

The WATCHDOG is designed to detect user programs getting stuck in infinite loops resulting in loss of program control or "runaway" programs. The WATCHDOG can be enabled or disabled (only once) after the device is reset as a result of brown out reset or external reset. On power-up the WATCHDOG is disabled. The WATCHDOG is enabled by writing a "1" to WDREN bit (resides in WDREG register). Once enabled, the user program should write periodically into the 8-bit counter before the counter underflows. The 8-bit counter (WDCNT) is memory mapped at address 0CE Hex. The counter is loaded with n-1 to get n counts. The counter underflow resets the device, but does not disable the WATCHDOG. Loading the 8-bit counter initializes the prescaler with FF Hex and starts the prescaler/counter. Prescaler and counter are stopped upon counter underflow. Prescaler and counter are each loaded with FF Hex when the device goes into the HALT mode. The prescaler is used for crystal/resonator start-up when the device exits the HALT mode through Multi-Input Wakeup. In this case, the prescaler/counter contents are changed.

MODE 2: TIMER

In this mode, the prescaler/counter is used as a timer by keeping the WDREN (WATCHDOG reset enable) bit at 0. The counter underflow sets the WDUDF (underflow) bit and the underflow does not reset the device. Loading the 8-bit counter (load n-1 for n counts) sets the WDTEN bit (WATCHDOG Timer Enable) to "1", loads the prescaler with FF, and starts the timer. The counter underflow stops the timer. The WDTEN bit serves as a start bit for the WATCHDOG timer. This bit is set when the 8-bit counter is loaded by the user program. The load could be as a result of WATCHDOG service (WATCHDOG timer dedicated for WATCHDOG function) or write to the counter (WATCHDOG timer used as a general purpose counter). The bit is cleared upon Brown Out reset, WATCHDOG reset or external reset. The bit is not memory mapped and is transparent to the user program.

TABLE VI. WATCHDOG Control/Status

Parameter	HALT Mode	WD Reset	EXT/BOR Reset (Note 1)	Counter Load
8-Bit Prescaler	FF	i FF	FF	FF
8-Bit WD Counter	FF	FF.	FF	User Value
WDREN Bit	Unchanged	Unchanged	0	No Effect
WDUDF Bit	0	Unchanged	0	0
WDTEN Signal	Unchanged	0	0	1

Note 1: BOR is Brown Out Reset.

CONTROL/STATUS BITS

WDUDF: WATCHDOG Timer Underflow Bit

This bit resides in the CNTRL2 Register. The bit is set when the WATCHDOG timer underflows. The underflow resets the device if the WATCHDOG reset enable bit is set (WDREN = 1). Otherwise, WDUDF can be used as the timer underflow flag. The bit is cleared upon Brown-Out reset, external reset, load to the 8-bit counter, or going into the HALT mode. It is a read only bit.

WDREN: WD Reset Enable

WDREN bit resides in a separate register (bit 0 of WDREG). This bit enables the WATCHDOG timer to generate a reset. The bit is cleared upon Brown Out reset, or external reset. The bit under software control can be written to only once (once written to, the hardware does not allow the bit to be changed during program execution).

WDREN = 1 WATCHDOG reset is enabled.

WDREN = 0 WATCHDOG reset is disabled.

Table VI shows the impact of Brown Out Reset, WATCH-DOG Reset, and External Reset on the Control/Status bits.




FIGURE 12. WATCHDOG Timer Block Diagram

Modulator/Timer

The Modulator/Timer contains an 8-bit counter and an 8-bit autoreload register (MODRL address 0CF Hex). The Modulator/Timer has two modes of operation, selected by the control bit MC3. The Modulator/Timer Control bits MC1, MC2 and MC3 reside in CNTRL2 Register.

MODE 1: MODULATOR

The Modulator is used to generate high frequency pulses on the modulator output pin (L7). The L7 pin should be configured as an output. The number of pulses is determined by the 8-bit down counter. Under software control the modulator input clock can be either CKI or tC. The tC clock is derived by dividing down the oscillator clock by a factor of 10. Three control bits (MC1, MC2, and MC3) are used for the Modulator/Timer output control. When MC2 = 1 and MC3 = 1, CKI is used as the modulator input clock. When MC2 = 0, and MC3 = 1, tC is used as the modulator input clock. The user loads the counter with the desired number of counts (256 max) and sets MC1 to start the counter. The modulator autoreload register is loaded with n-1 to get n pulses. CKI or to pulses are routed to the modulator output (L7) until the counter underflows (Figure 13). Upon underflow the hardware resets MC1 and stops the counter. The L7 pin goes low and stays low until the counter is restarted by the user program. The user program has the responsibility to timeout the low time. Unless the number of counts is changed, the user program does not have to load the counter each time the counter is started. The counter can simply be started by setting the MC1 bit. Setting MC1 by software will load the counter with the value of the autoreload register. The software can reset MC1 to stop the counter.

MODE 2: PWM TIMER

The counter can also be used as a PWM Timer. In this mode, an 8-bit register is used to serve as an autoreload register (MODRL).

a. 50% Duty Cycle:

When MC1 is 1 and MC2, MC3 are 0, a 50% duty cycle free running signal is generated on the L7 output pin (Figure 14). The L7 pin must be configured as an output pin. In this mode the 8-bit counter is clocked by tC. Setting the MC1

control bit by software loads the counter with the value of the autoreload register and starts the counter. The counter underflow toggles the (L7) output pin. The 50% duty cycle signal will be continuously generated until MC1 is reset by the user program.

b. Variable Duty Cycle:

When MC3 = 0 and MC2 = 1, a variable duty cycle PWM signal is generated on the L7 output pin. The counter is clocked by tC. In this mode the 16-bit timer T1 along with the 8-bit down counter are used to generate a variable duty cycle PWM signal. The timer T1 underflow sets MC1 which starts the down counter and it also sets L7 high (L7 should be configured as an output). When the counter underflows the MC1 control bit is reset and the L7 output will go low until the next timer T1 underflow. Therefore, the width of the output pulse is controlled by the 8-bit counter and the pulse duration is controlled by the 16-bit timer T1 (Figure 15). Timer T1 must be configured in "PWM Mode/Toggle TIO Out" (CNTRL1 Bits 7,6,5 = 101).

Table VII shows the different operation modes for the Modulator/Timer.

TABLE VII. Modulator/Timer Modes

	Control Bits in CNTRL2(00CC)		Operation Mode
МСЗ	MC2	MC1	L/ Fullction
0	0	0	Normal I/O
0	0	1	50% Duty Cycle Mode (Clocked by tc)
0	1	X	Variable Duty Cycle Mode (Clocked by tc) Using Timer 1 Underflow
1	0	Х	Modulator Mode (Clocked by tc)
1	1	X	Modulator Mode (Clocked by CKI)

TL/DD/11208-16

Note: MC1, MC2 and MC3 control bits are cleared upon reset.





FIGURE 13. Mode 1: Modulator Block Diagram/Output Waveform

Modulator/Timer (Continued)



TL/DD/11208-17





FIGURE 14. Mode 2a: 50% Duty Cycle Output






FIGURE 15. Mode 2b: Variable Duty Cycle Output

Comparator

The device has one differential comparator. Ports L0-L2 are used for the comparator. The output of the comparator is brought out to a pin. Port L has the following assignments:

L0 Comparator output

L1 Comparator negative input

L2 Comparator positive input

THE COMPARATOR STATUS/CONTROL BITS

These bits reside in the CNTRL2 Register (Address 0CC)

CMPEN Enables comparator ("1" = enable)

CMPRD Reads comparator output internally

(CMPEN = 1, CMPOE = X)

CMPOE Enables comparator output to pin L0

("1"=enable), CMPEN bit must be set to enable this function. If CMPEN=0, L0 will be 0.

The Comparator Select/Control bits are cleared on RESET (the comparator is disabled). To save power the program should also disable the comparator before the device enters the HALT mode.

The user program must set up L0, L1 and L2 ports correctly for comparator Inputs/Output: L1 and L2 need to be configured as inputs and L0 as output.

Multi-Input Wake Up

The Multi-Input Wakeup feature is used to return (wakeup) the device from the HALT mode, *Figure 16* shows the Multi-Input Wakeup logic.

This feature utilizes the L Port. The user selects which particular L port bit or combination of L Port bits will cause the device to exit the HALT mode. Three 8-bit memory mapped registers, Reg:WKEN, Reg:WKEDG, and Reg:WKPND are used in conjunction with the L port to implement the Multiliput Wakeup feature.

All three registers Reg:WKEN, Reg:WKPND, and Reg:WKEDG are read/write registers, and are cleared at reset, except WKPND. WKPND is unknown on reset.

The user can select whether the trigger condition on the selected L Port pin is going to be either a positive edge (low to high transition) or a negative edge (high to low transition). This selection is made via the Reg:WKEDG, which is an 8-bit control register with a bit assigned to each L Port pin. Setting the control bit will select the trigger condition to be a negative edge on that particular L Port pin. Resetting the bit selects the trigger condition to be a positive edge. Changing an edge select entails several steps in order to avoid a pseudo Wakeup condition as a result of the edge change. First, the associated WKEN bit should be reset, followed by

the edge select change in WKEDG. Next, the associated WKPND bit should be cleared, followed by the associated WKEN bit being re-enabled.

An example may serve to clarify this procedure. Suppose we wish to change the edge select from positive (low going high) to negative (high going low) for L port bit 5, where bit 5 has previously been enabled for an input. The program would be as follows:

RBIT 5,WKEN SBIT 5,WKEDG RBIT 5,WKPND SBIT 5,WKEN

If the L port bits have been used as outputs and then changed to inputs with Multi-Input Wakeup, a safety procedure should also be followed to avoid inherited pseudo wakeup conditions. After the selected L port bits have been changed from output to input but before the associated WKEN bits are enabled, the associated edge select bits in WKEDG should be set or reset for the desired edge selects, followed by the associated WKPND bits being cleared. This same procedure should be used following RESET, since the L port inputs are left floating as a result of RESET.

The occurrence of the selected trigger condition for Multi-Input Wakeup is latched into a pending register called Reg:WKPND. The respective bits of the WKPND register will be set on the occurrence of the selected trigger edge on the corresponding Port L pin. The user has the responsibility of clearing these pending flags. Since the Reg:WKPND is a pending register for the occurrence of selected wakeup conditions, the device will not enter the HALT mode if any Wakeup bit is both enabled and pending. Setting the G7 data bit under this condition will not allow the device to enter the HALT mode. Consequently, the user has the responsibility of clearing the pending flags before attempting to enter the HALT mode.

If a crystal oscillator is being used, the Wakeup signal will not start the chip running immediately since crystal oscillators have a finite start up time. The WATCHDOG timer prescaler generates a fixed delay to ensure that the oscillator has indeed stabilized before allowing the device to execute instructions. In this case, upon detecting a valid Wakeup signal only the oscillator circuitry and the WATCHDOG timer are enabled. The WATCHDOG timer prescaler is loaded with a value of FF Hex (256 counts) and is clocked from the to instruction cycle clock. The to clock is derived by dividing down the oscillator clock by a factor of 10. A Schmitt trigger following the CKI on chip inverter ensures that the WATCH-DOG timer is clocked only when the oscillator has a sufficiently large amplitude to meet the Schmitt trigger specs. This Schmitt trigger is not part of the oscillator closed loop. The startup timeout from the WATCHDOG timer enables the clock signals to be routed to the rest of the chip.

Multi-Input Wakeup (Continued)




FIGURE 16. Multi-Input Wakeup Logic

INTERRUPTS

The device has a sophisticated interrupt structure to allow easy interface to the real world. There are three possible interrupt sources, as shown below.

A maskable interrupt on external G0 input (positive or negative edge sensitive under software control)

A maskable interrupt on timer carry or timer capture

A non-maskable software/error interrupt on opcode zero

INTERRUPT CONTROL

The GIE (global interrupt enable) bit enables the interrupt function. This is used in conjunction with ENI and ENTI to select one or both of the interrupt sources. This bit is reset when interrupt is acknowledged.

ENI and ENTI bits select external and timer interrupts respectively. Thus the user can select either or both sources to interrupt the microcontroller when GIE is enabled.

IEDG selects the external interrupt edge (0 = rising edge, 1 = falling edge). The user can get an interrupt on both rising and falling edges by toggling the state of IEDG bit after each interrupt.

IPND and TPND bits signal which interrupt is pending. After an interrupt is acknowledged, the user can check these two bits to determine which interrupt is pending. This permits the interrupts to be prioritized under software. The pending flags have to be cleared by the user. Setting the GIE bit high inside the interrupt subroutine allows nested interrupts.

The software interrupt does not reset the GIE bit. This means that the controller can be interrupted by other interrupt sources while servicing the software interrupt.

INTERRUPT PROCESSING

The interrupt, once acknowledged, pushes the program counter (PC) onto the stack and the stack pointer (SP) is decremented twice. The Global Interrupt Enable (GIE) bit is reset to disable further interrupts. The microcontroller then vectors to the address 00FFH and resumes execution from that address. This process takes 7 cycles to complete. At the end of the interrupt subroutine, any of the following three instructions return the processor back to the main program: RET, RETSK or RETI. Either one of the three instructions will pop the stack into the program counter (PC). The stack pointer is then incremented twice. The RETI instruction additionally sets the GIE bit to re-enable further interrupts.

Any of the three instructions can be used to return from a hardware interrupt subroutine. The RETSK instruction should be used when returning from a software interrupt subroutine to avoid entering an infinite loop.

DETECTION OF ILLEGAL CONDITIONS

The device incorporates a hardware mechanism that allows it to detect illegal conditions which may occur from coding errors, noise, and "brown out" voltage drop situations. Specifically, it detects cases of executing out of undefined ROM area and unbalanced tack situations.

Reading an undefined ROM location returns 00 (hexadecimal) as its contents. The opcode for a software interrupt is also "00". Thus a program accessing undefined ROM will cause a software interrupt.

Reading an undefined RAM location returns an FF (hexadecimal). The subroutine stack on the device grows down for each subroutine call. By initializing the stack pointer to the top of RAM, the first unbalanced return instruction will cause the stack pointer to address undefined RAM. As a result the program will attempt to execute from FFFF (hexadecimal), which is an undefined ROM location and will trigger a software interrupt.




FIGURE 17. Interrupt Block Diagram

Control Registers

CNTRL1 REGISTER (ADDRESS 00EE)

The Timer and MICROWIRE control register contains the following bits:

SL1 and SL0 Select the MICROWIRE clock divide-by

(00 = 2, 01 = 4, 1x = 8)

IEDG External interrupt edge polarity select

MSEL Selects G5 and G4 as MICROWIRE signals

SK and SO respectively

TRUN Used to start and stop the timer/counter

(1 = run, 0 = stop)

TC1 Timer T1 Mode Control Bit

TC2 Timer T1 Mode Control Bit

TC3 Timer T1 Mode Control Bit

 Bit 7
 Bit 0

 TC1
 TC2
 TC3
 TRUN MSEL | IEDG | SL1
 SL0

PSW REGISTER (ADDRESS 00EF)

The PSW register contains the following select bits:

GIE Global interrupt enable (enables interrupts)

ENI External interrupt enable

BUSY MICROWIRE busy shifting flag

PND External interrupt pending

ENTI Timer T1 interrupt enable

TPND Timer T1 interrupt pending

(timer Underflow or capture edge)

C Carry Flip/Flop

HC Half-Carry Flip/Flop

BI	7							Blt 0
I F	IC.	C	TPND	FNTI	IPND	BUSY	FNI	GIF

The Half-Carry bit is also effected by all the instructions that effect the Carry flag. The flag values depend upon the instruction. For example, after executing the ADC instruction the values of the Carry and the Half-Carry flag depend upon the operands involved. However, instructions like SET C and RESET C will set and clear both the carry flags. Table XIII lists the instructions that effect the HC and the C flags.

TABLE XIII. Instructions Effecting HC and C Flags

Instr.	HC Flag	C Flag
ADC	Depends on Operands	Depends on Operands
SUBC	Depends on Operands	Depends on Operands
SET C	Set	Set
RESET C	Set	Set
RRC	Depends on Operands	Depends on Operands

CNTRL2 REGISTER (ADDRESS 00CC)

	Bit 7							Blt 0
	МСЗ	MC2	MC1	CMPEN	CMPRD	CMPOE	WDUDF	unused
1	R/W	R/W	R/W	R/W	R/O	R/W	R/O	unusea

MC3 Modulator/Timer Control Bit

MC2 Modulator/Timer Control Bit

MC1 Modulator/Timer Control Bit

CMPEN Comparator Enable Bit

CMPRD Comparator Read Bit

CMPOE Comparator Output Enable Bit

WDUDF WATCHDOG Timer Underflow Bit (Read Only)

WDREG REGISTER (ADDRESS 00CD)

WDREN WATCHDOG Reset Enable Bit (Write Once Only)

Bit 7		 	Blt 0
-	UNUSED	WDREN	

Memory Map

All RAM, ports and registers (except A and PC) are mapped into data memory address space.

TABLE IX. Memory Map

Address	Contents
00 to 2F	On-chip RAM bytes (48 bytes)
30 to 7F	Unused RAM Address Space (Reads as All Ones)
80 to BF	Expansion Space for On-Chip EERAM (Reads Undefined Data)
C0 to C7 C8 C9 CA CB CC CD CC CF	Reserved MIWU Edge Select Register (Reg:WKEDG) MIWU Enable Register (Reg:WKEN) MIWU Pending Register (Reg:WKPND) Reserved Control2 Register (CNTRL2) WATCHDOG Register (WDREG) WATCHDOG Counter (WDCNT) Modulator Reload (MODRL)
D0 D1 D2 D3 D4 D5 D6 D7 D8 to DB DC DD to DF	Port L Data Register Port L Configuration Register Port L Input Pins (Read Only) Reserved for Port L Port G Data Register Port G Configuration Register Port G Input Pins (Read Only) Port I Input Pins (Read Only) Reserved for Port C Port D Data Register Reserved for Port D
E0 to EF E0 to E7 E8 E9 EA EB EC ED EE	On-Chip Functions and Registers Reserved for Future Parts Reserved MICROWIRE Shift Register Timer Lower Byte Timer Upper Byte Timer1 Autoreload Register Lower Byte Timer1 Autoreload Register Upper Byte CNTRL1 Control Register PSW Register
F0 to FF FC FD FE	On-Chip RAM Mapped as Registers X Register SP Register B Register

Reading other unused memory locations will return undefined data.

Addressing Modes

There are ten addressing modes, six for operand addressing and four for transfer of control.

OPERAND ADDRESSING MODES

REGISTER INDIRECT

This is the "normal" addressing mode for the chip. The operand is the data memory addressed by the **B** or **X** pointer.

REGISTER INDIRECT WITH AUTO POST INCREMENT OR DECREMENT

This addressing mode is used with the LD and X instructions. The operand is the data memory addressed by the B or X pointer. This is a register indirect mode that automatically post increments or post decrements the B or X pointer after executing the instruction.

DIRECT

The instruction contains an 8-bit address field that directly points to the data memory for the operand.

IMMEDIATE

The instruction contains an 8-bit immediate field as the operand.

SHORT IMMEDIATE

This addressing mode issued with the LD B,# instruction, where the immediate # is less than 16. The instruction contains a 4-bit immediate field as the operand.

INDIRECT

This addressing mode is used with the LAID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC) for accessing a data operand from the program memory.

TRANSFER OF CONTROL ADDRESSING MODES

RELATIVE

This mode is used for the JP instruction with the instruction field being added to the program counter to produce the next instruction address. JP has a range from -31 to +32 to allow a one byte relative jump (JP : 1 is implemented by a NOP instruction). There are no "blocks" or "pages" when using JP since all 15 bits of the PC are used.

ABSOLUTE

This mode is used with the JMP and JSR instructions with the instruction field of 12 bits replacing the lower 12 bits of the program counter (PC). This allows jumping to any location in the current 4k program memory segment.

ABSOLUTE LONG

This mode is used with the JMPL and JSRL instructions with the instruction field of 15 bits replacing the entire 15 bits of the program counter (PC). This allows jumping to any location in the entire 32k program memory space.

INDIRECT

This mode is used with the JID instruction. The contents of the accumulator are used as a partial address (lower 8 bits of PC) for accessing a location in the program memory. The contents of this program memory location serves as a partial address (lower 8 bits of PC) for the jump to the next instruction.

Instruction Set

REGI	STER AND SYMBOL DEFINITIONS	Symb	ols
Regis	eters	[B]	Memory indirectly addressed by B register
Α	8-bit Accumulator register	[X]	Memory indirectly addressed by X register
В	8-bit Address register	Mem	Direct address memory or [B]
Х	8-bit Address register	Memi	Direct address memory or [B] or Immediate data
SP	8-bit Stack pointer register	lmm	8-bit Immediate data
PC	15-bit Program counter register	Reg	Register memory: addresses F0 to FF (Includes B, X and SP)
PU	upper 7 bits of PC	Bit	Bit number (0 to 7)
PL	lower 8 bits of PC	←	Loaded with
HC	1-bit of PSW register for carry Half Carry	\longleftrightarrow	Exchanged with
GIE	1-bit of PSW register for global interrupt enable		a to the

	instr	uction Set
ADD	add	A ← A + Meml
ADC	add with carry	$A \leftarrow A + Meml + C, C \leftarrow Carry$
	1	HC ← Half Carry
SUBC	subtract with carry	A ← A + Memi + C, C ← Carry
3000	3dbillact Willi Cally	HC ← Half Carry
4415		
AND	Logical AND	A ← A and MemI
OR	Logical OR	A ← A or Meml
XOR	Logical Exclusive-OR	A ← A xor MemI
JFEQ	IF equal	Compare A and Meml, Do next if A = Meml
IFGT	IF greater than	Compare A and Meml, Do next if A > Meml
IFBNE		
	IF B not equal	Do next if lower 4 bits of B ≠ Imm
DRSZ	Decrement Reg. ,skip if zero	Reg ← Reg - 1, skip if Reg goes to 0
SBIT	Set bit	1 to bit,
	+	Mem (bit = 0 to 7 immediate)
RBIT	Reset bit	0 to bit.
11011	1 TOSOC DIC	Mem
ICOLT	141.11	
IFBIT	If bit	If bit,
	11	Mem is true, do next instr.
X	Exchange A with memory	A ←→ Mem
LDA	Load A with memory	A ← Meml
LD mem	Load Direct memory Immed.	Mem ← Imm
		1 1000
LD Reg	Load Register memory Immed.	Reg ← Imm
X	Exchange A with memory [B]	$A \longleftrightarrow [B] (B \longleftarrow B \pm 1)$
X	Exchange A with memory [X]	$A \longleftrightarrow [X] (X \leftarrow X \pm 1)$
ÎD A	Load A with memory [B]	$A \leftarrow [B] (B \leftarrow B \pm 1)$
		$A \leftarrow [X] (X \leftarrow X \pm 1)$
LDA	Load A with memory [X]	
LDM	Load Memory Immediate	[B] ← Imm (B ← B±1)
CLRA	Clear A	A ← 0
INCA	Increment A	A ← A + 1
DECA	Decrement A	A ← A − 1
LAID	Load A indirect from ROM	A - ROM(PU,A)
DCORA	DECIMAL CORRECT A	A ← BCD correction (follows ADC, SUBC)
RRCA	ROTATE A RIGHT THRU C	$C \rightarrow A7 \rightarrow \rightarrow A0 \rightarrow C$
SWAPA	Swap nibbles of A	A7 A4 ←→ A3 A0
SC	Set C	C ← 1, HC ← 1
RC	Reset C	C ← 0, HC ← 0
IFC	If C	If C is true, do next instruction
IFNC	If not C	If C is not true, do next instruction
JMPL	Jump absolute long	PC ← ii (ii = 15 bits, 0 to 32k)
JMP	Jump absolute	PC110 ← i (i = 12 bits)
JP	Jump relative short	$PC \leftarrow PC + r (r \text{ is } -31 \text{ to } +32, \text{ not } 1)$
JSRL	Jump subroutine long	[SP] ← PL,[SP-1] ← PU,SP-2,PC ← ii
JSR -	Jump subroutine	[SP] ← PL,[SP-1] ← PU,SP-2,PC110 ← i
JID	Jump indirect	PL ← ROM(PU,A)
RET	Return from subroutine	$SP+2,PL \leftarrow [SP],PU \leftarrow [SP-1]$
RETSK	Return and Skip	SP+2,PL ← [SP],PU ← [SP-1],Skip next instruction
		SP+2,PL ← [SP],PU ← [SP-1],GIE ← 1
RETI	Return from Interrupt	
INTR	Generate an interrupt	[SP] ← PL,[SP-1] ← PU,SP-2,PC ← 0FF PC ← PC + 1
NOP	No operation	

(OPC	ODE L							Bit	s 3-0								
		0	-	2	ဗ	4	5	9	7	8	6	⋖	8	ပ	٥	ш	щ	
	0	INTR	JP + 2	JP + 3	JP + 4	JP + 5	JP + 6	JP + 7	4 H	9P + 9	JP + 10	JP + 11	JP + 12	JP +13	JP +14	JP +15	JP + 16	
	1	JP + 17	JP + 18	JP + 19	JP + 20	JP + 21	JP + 22	JP + 23	JP + 24	JP + 25	JP + 26	JP + 27	JP + 28	JP + 29	JP + 30	JP + 31	JP + 32	
	2	JMP 0000-00FF	JMP 0100-01FF	JMP 0200-02FF	JMP 0300-03FF	JMP 0400-04FF	JMP 0500-05FF	JMP 0600-06FF	JMP 0700-07FF	JMP 0800-08FF	JMP 0900-09FF	JMP 0A00-0AFF	JMP 0B00-0BFF	JMP 0C00-0CFF	JMP 0D00-0DFF	JMP 0E00-0EFF	JMP 0F00-0FFF	
	3	JSR 0000-000F	JSR 0100-01FF	JSR 0200-02FF	JSR 0300-03FF	JSR 0400-04FF	JSR 0500-05FF	JSR 0600-06FF	JSR 0700-07FF	JSR 0800-08FF	JSR 0900-09FF	JSR 0A00-0AFF	JSR 0800-08FF	JSR 0C00-0CFF	JSR 0D00-0DFF	JSR 0E00-0EFF	JSR 0F00-0FFF	
	4	IFBNE 0	IFBNE 1	IFBNE 2	IFBNE 3	IFBNE 4	IFBNE 5	IFBNE 6	IFBNE 7	IFBNE 8	IFBNE 9	IFBNE 0A	IFBNE 0B	IFBNE 0C	IFBNE 0D	IFBNE 0E	IFBNE 0F	g table)
	5	LD B, 0F	LD B, 0E	LD B, 0D	LD B, 0C	LD B, 0B	LD B, 0A	6'B Q7	8 'B Q7	1D B, 7	9 'B C7	LD B, 5	LD B, 4	LD B, 3	LD B, 2	LD B, 1	0 'B Q T	is an unused opcode (see following table)
7-4	6	*	*	*	*	CLRA	SWAPA	DCORA	*	RBIT 0,[B]	1,[B]	RBIT 2,[B]	9,[B]	RBIT 4,[B]	RBIT 5,[B]	RBIT 6, [B]	RBIT 7,[B]	poodo pesni
Bits 7-4	7	IFBIT 0,[B]	1,[B]	IFBIT 2,[B]	1FBIT 3,[B]	IFBIT 4,[B]	FBIT 5,[B]	IFBIT 6,[B]	IFBIT 7,[B]	SBIT 0,[B]	SBIT 1,[B]	SBIT 2,[B]	SBIT 3,[B]	SBIT 4,[B]	SBIT 5,[B]	SBIT 6, [B]	SBIT 7,[B]	• is an un
	8	ADCA, [B]	SUBC A,[B]	IFEQ A,[B]	IFGT A,[B]	ADD A,[B]	AND A,[B]	XOR A,[B]	OR A,[B]	<u> </u>	IFINC	INCA	DECA	*	RETSK	RET	RETI	licn
	6	ADCA, #i	SUBC A, #i	IFEQ A, #i	IFGT A, #i	ADD A, #i	AND A, #i	XOR A, #i	OR A, #i	LD A, #i	*	LD [B+],#i	LD [8—],#i	х А,М	LD A, Md	LD (B), #i	*	Md is a directly addressed memory location
	4	RC	SC	X A, [B+]	X A, [B-]	LAID	OIL.	X A, [B]	*	*	*	LD A, [B+]	LD A, [B-]	JMPL	JSRL	LD A, [B]	*	addressed
	В	RRCA	*	X A, [X+]	X A, [X-]	*	*	×A,	*	NOP	*	LD A, [X+]	LD A, [X-]	LD Md, #i	뚬	LD A,	*	is a directly
	ပ	DRSZ 0F0	DRSZ 0F1	DRSZ 0F2	DRSZ 0F3	DRSZ 0F4	DRSZ 0F5	DRSZ 0F6	DRSZ 0F7	DRSZ 0F8	DRSZ 0F9	DRSZ 0FA	DRSZ 0FB	DRSZ 0FC	DRSZ 0FD	DRSZ 0FE	DRSZ 0FF	
	٥	LD 0F0, #i	LD 0F1,#i	LD 0F2, #i	LD 0F3,#i	LD 0F4, #i	LD 0F5, #i	LD 0F6,#i	LD 0F7,#i	LD 0F8,#i	LD 0F9, #i	LD 0FA, #i	LD 0FB,#i	LD 0FC,#i	LD 0FD,#i	LD 0FE,#i	LD 0FF,#1	is the immediate data
	ш	JP -31	JP -30	JP -29	JP -28	JP -27	JP -26	JP -25	JP -24	JP -23	JP -22	JP-21	JP -20	JP -19	JP-18	JP -17	JP-16	 :8
	ш	JP -15	JP -14	JP -13	JP -12	JP -11	JP -10	9- AC	8- dC	7- dC	JP -6	JP -5	JP -4	6- 9L	JP -2	JP-1	0- dC	where,

Instruction Execution Time

Most instructions are single byte (with immediate addressing mode instruction taking two bytes).

Most single instructions take one cycle time to execute.

See the BYTES and CYCLES per INSTRUCTION table for details.

BYTES and CYCLES per INSTRUCTION

The following table shows the number of bytes and cycles for each instruction in the format of byte/cycle.

Arithmetic Instructions (Bytes/Cycles)

	[B]	Direct	Immed.
ADD	1/1	3/4	2/2
ADC	1/1	3/4	2/2
SUBC	1/1	3/4	2/2
AND	1/1	3/4	2/2
OR	1/1	3/4	2/2
XOR	1/1	3/4	2/2
IFEQ	1/1	3/4	2/2
IEGT	1/1	3/4	2/2
IFBNE	1/1	1 1	
DRSZ		1/3	
SBIT	1/1	3/4	*
RBIT	1/1	3/4	
IFBIT	1/1	3/4	9

Memory Transfer Instructions (Bytes/Cycles)

	_	ister rect [X]	I .	Immed.	•	
X A,*	1/1	1/3	2/3		1/2	1/3
LD A,*	1/1	1/3	2/3	2/2	1/2	1/3
LD B,Imm				1/1		
LD B,Imm				2/3		7
LD Mem,Imm			3/3		2/2	1.7
LD Reg,Imm				2/3		

< 16)

Instructions Using A & C

Instructions	Bytes/Cycles
CLRA	s 1/1
INCA	1/1
DECA	1/1
LAID	1/3
DCORA	1/1
RRCA	1/1
SWAPA	1/1
SC	1/1
RC	1/1
IFC	1/1
IFNC	1/1

Transfer of Control Instructions

Instructions	Bytes/Cycles
JMPL	3/4
JMP	2/3
JP	1/3
JSRL	3/5
JSR	2/5
JID	1/3
RET	1/5
RETSK	1/5
RETI	1/5
INTR	1/7
NOP	1/1

^{• = &}gt; Memory location addressed by B or X or directly.

BYTES and CYCLES per INSTRUCTION (Continued)

The following table shows the instructions assigned to unused opcodes. This table is for information only. The operations performed are subject to change without notice. Do not use these opcodes.

Unused Opcode	Instruction	Unused Opcode	Instruction
60	NOP	A9	NOP
61	NOP	AF	LD A, [B]
62	NOP	B1	$C \rightarrow HC$
63	NOP	B4	NOP
67	NOP	B5	NOP
8C	RET	B7	X A, [X]
99	NOP	B9	NOP
9F	LD [B], #i	BF	LD A, [X]
A7	X A, [B]		
A8	NOP	4	

Option List

The mask programmable options are listed below. The options are programmed at the same time as the ROM pattern to provide the user with hardware flexibility to a variety of oscillation and packaging configuration.

OPTION 1: CKI INPUT

- = 1 Crystal (CKI/IO) CKO for crystal configuration
- = 2 External (CKI/IO) CKO available as G7 input
- = 3 R/C (CKI/IO) CKO available as G7 input

OPTION 2: BROWN OUT

- = 1 Enable Brown Out Detection
- = 2 Disable Brown Out Detection

OPTION 3: BONDING

- 1 28-pin DiP
- = 2 20-pin DIP/SO
- = 3 16-pin SO
- = 4 28-pin SO

Development Support

IN-CIRCUIT EMULATOR

The MetaLink iceMASTERTM-COP8 Model 400 In-Circuit Emulator for the COP8 family of microcontrollers features high-performance operation, ease of use, and an extremely

flexible user-interface for maximum productivity. Interchangeable probe cards, which connect to the standard common base, support the various configurations and packages of the COP8 family.

The iceMASTER provides real time, full speed emulation up to 10 MHz, 32 kBytes of emulation memory and 4k frames of trace buffer memory. The user may define as many as 32k trace and break triggers which can be enabled, disabled, set or cleared. They can be simple triggers based on code or address ranges or complex triggers based on code address, direct address, opcode value, opcode class or immediate operand. Complex breakpoints can be ANDed and ORed together. Trace information consists of address bus values, opcodes and user selectable probe clips status (external event lines). The trace buffer can be viewed as raw hex or as disassembled instructions. The probe clip bit values can be displayed in binary, hex or digital waveform formats.

During single-step operation the dynamically annotated code feature displays the contents of all accessed (read and write) memory locations and registers, as well as flow-of-control direction change markers next to each instruction executed.

The iceMASTER's performance analyzer offers a resolution of better than 6 $\mu s.$ The user can easily monitor the time spent executing specific portions of code and find "hot spots" or "dead code". Up to 15 independent memory areas based on code address or label ranges can be defined. Analysis results can be viewed in bargraph format or as actual frequency count.

Emulator memory operations for program memory include single line assembler, disassembler, view, change and write to file. Data memory operations include fill, move, compare, dump to file, examine and modify. The contents of any memory space can be directly viewed and modified from the corresponding window.

The iceMASTER comes with an easy to use windowed interface. Each window can be sized, highlighted, color-controlled, added, or removed completely. Commands can be accessed via pull-down-menus and/or redefinable hot keys. A context sensitive hypertext/hyperlinked on-line help system explains clearly the options the user has from within any window.

The iceMASTER connects easily to a PC via the standard COMM port and its 115.2 kBaud serial link keeps typical program download time to under 3 seconds.

The following tables list the emulator and probe cards ordering information.

Development Support (Continued)

Emulator Ordering Information

Part Number	Description	Current Version
IM-COP8/400/1‡	MetaLink base unit in-circuit emulator for all COP8 devices, symbolic debugger software and RS 232 serial interface cable, with 110V @ 60 Hz Power Supply.	
IM-COP8/400/2‡	MetaLink base unit in-circuit emulator for all COP8 devices, symbolic debugger software and RS 232 serial interface cable, with 220V @ 50 Hz Power Supply.	HOST SOFTWARE: VER. 3.3 REV.5, Model File Rev 3.050.
DM-COP8/820CJ‡	MetaLink IceMaster Debug Module. This is the low cost version of MetaLinks IceMaster. Firmware: Ver. 6.07.	Model File HeV 3.050.

‡These parts include National's COP8 Assembler/Linker/Librarian Package (COP8-DEV-IBMA).

Probe Card Ordering Information

Part Number	Package	Voltage Range	Emulates
MH-820CJ20D5PC	20 DIP	4.5V-5.5V	COP822CJ
MHW-820CJ20DWPC	20 DIP	2.3V-6.0V	COP822CJ
MHW-820CJ28D5PC	28 DIP	4.5V-5.5V	COP820CJ
MHW-820CJ28DWPC	28 DIP	2.3V-6.0V	COP820CJ

MACRO CROSS ASSEMBLER

National Semiconductor offers a COP8 macro cross assembler. It runs on industry standard compatible PCs and supports all of the full-symbolic debugging features of the MetaLink iceMASTER emulators.

Assembler Ordering Information

Part Number	Description	Manual
COP8-DEV-IBMA	COP8 Assembler/ Linker/Librarian for IBM® PC-XT®, AT® or compatible	424410632-001

SINGLE CHIP EMULATOR

The COP820CJ family is supported by One-Time Programmable (OTP) emulators. For more detailed information refer to the emulation device specific data sheets and the emulator selection table below.

PROGRAMMING SUPPORT

Programming of the single chip emulator devices is supported by different sources.

Development Support (Continued)

The following programmers are ceritfied for programming the One-Time Programmable (OTP) devices:

EPROM Programmer Information

Manufacturer	U.S. Phone	Europe Phone	Asia Phone
and Product	Number	Number	Number
MetaLink-Debug	(602) 926-0797	Germany:	Hong Kong:
Module		+ 49-8141-1030	+ 852-737-1800
Xeltek-	(408) 745-7974	Germany:	Singapore:
Superpro		+ 49-2041-684758	+65-276-6433
BP Microsystems-	(800) 225-2102	Germany:	Hong Kong:
EP-1140		+ 49-89-857-66-67	+ 852-388-0629
Data I/O-Unisite; -System 29, -System 39	(800) 322-8246	Europe: + 31-20-622866 Germany: + 49-89-858020	Japan: + 33-432-6991
Abcom-COP8 Programmer		Europe: + 89-808707	
System General Turpro-1-FX; -APRO	(408) 263-6667	Switzerland: + 31-921-7844	Taiwan Taipei: + 2-9173005

One-Time Programmable (OTP) Selection Table

Device Number	Package	Emulates
COP8720CJN	28 DIP	COP820CJ
COP8720CJWM	28 SO	COP820CJ
COP8722CJWM	20 DIP	COP822CJ

DIAL-A-HELPER

Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper is an Electronic Bulletin Board information system.

INFORMATION SYSTEM

The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communications to and from the Microcontroller Applications Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found. The minimum requirement for accessing the Dial-A-Helper is a Hayes compatible modem.

If the user has a PC with a communications package then files from the FILE SECTION can be down-loaded to disk for later use.

FACTORY APPLICATIONS SUPPORT

Dial-A-Helper also provides immediate factory applications support. If a user has questions, he can leave messages on our electronic bulletin board.

Voice: (800) 272-9959

Modem: Canada/

U.S.: (800) NSC-MICRO

(800) 672-6427

Baud: 14.4k

Setup: Length: 8-Bit

Parity: None Stop Bit: 1

Operation: 24 Hrs. 7 Days